WO2003104925A2 - Method and system for all digital gain control - Google Patents

Method and system for all digital gain control Download PDF

Info

Publication number
WO2003104925A2
WO2003104925A2 PCT/US2003/017857 US0317857W WO03104925A2 WO 2003104925 A2 WO2003104925 A2 WO 2003104925A2 US 0317857 W US0317857 W US 0317857W WO 03104925 A2 WO03104925 A2 WO 03104925A2
Authority
WO
WIPO (PCT)
Prior art keywords
digital
analog
signal
input signal
filter
Prior art date
Application number
PCT/US2003/017857
Other languages
French (fr)
Other versions
WO2003104925A3 (en
Inventor
Leonid Kazakevich
Rui Yang
Original Assignee
Interdigital Technology Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Interdigital Technology Corporation filed Critical Interdigital Technology Corporation
Priority to KR1020047020009A priority Critical patent/KR100768054B1/en
Priority to MXPA04012483A priority patent/MXPA04012483A/en
Priority to JP2004511933A priority patent/JP3987854B2/en
Priority to DE60319373T priority patent/DE60319373T2/en
Priority to CA002488750A priority patent/CA2488750A1/en
Priority to EP03734444A priority patent/EP1512237B1/en
Priority to AU2003238924A priority patent/AU2003238924A1/en
Publication of WO2003104925A2 publication Critical patent/WO2003104925A2/en
Publication of WO2003104925A3 publication Critical patent/WO2003104925A3/en
Priority to NO20045558A priority patent/NO20045558L/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B17/00—Monitoring; Testing
    • H04B17/40—Monitoring; Testing of relay systems
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03G—CONTROL OF AMPLIFICATION
    • H03G7/00—Volume compression or expansion in amplifiers
    • H03G7/06—Volume compression or expansion in amplifiers having semiconductor devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03G—CONTROL OF AMPLIFICATION
    • H03G3/00—Gain control in amplifiers or frequency changers without distortion of the input signal
    • H03G3/001—Digital control of analog signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/1235—Non-linear conversion not otherwise provided for in subgroups of H03M1/12

Definitions

  • the present invention relates to the field of wireless communications. More specifically, the present invention relates to an all digital gain control architecture.
  • the baseband signal at a receiver is converted from analog format into digital format so that the useful information can be recovered via a sequence of digital processes.
  • the common device that achieves this conversion is an analog-to-digital converter (ADC).
  • ADC analog-to-digital converter
  • One of the most important specifications of an ADC is the number of output bits. In general, the more output bits the ADC has, the larger the dynamic range of the input signal the ADC can support. However, this results in a more expensive ADC, as well as the rest of the receiver components. Given the number of output bits, if the power of the input signal is too large, the output of the ADC may be saturated. On the other hand, if the power of the input signal is too small, the input signal may be severely quantized.
  • ADC automatic gain control
  • AGC should be sufficiently fast to compensate for channel loss variation, but should be slow enough so as not to distort the signal envelope. AGC should not change the insertion phase of the radio (so as not to overload the de-rotation loop). AGC should also have a linear response (in dB-per-Nolt). AGC is a closed- loop control system, so it has stability, settling time and overshoot concerns as well as other design issues to be considered. AGC is required to have control lines from the modem and often an additional digital-to-analog converter (DAC). In time division duplex (TDD) and Time Division Multiple Access (TDMA) modes, the AGC has to re-adjust the radio gain very fast upon the occurrence of a big unknown step in incoming power.
  • TDD time division duplex
  • TDMA Time Division Multiple Access
  • AGC requires a specific radio architecture with gain control, both of which add cost and power consumption.
  • AGC also has design trade offs between NF and IP3 especially in the presence of a big jammer.
  • IP3 is a third order intercept point.
  • NF is a noise figure. The higher the gain before the down-converter (demodulator) the better (lower) the NF, but the IP3 is also lowered (which is not good). In practice, some of the above requirements are difficult to achieve. Certain trade-offs have to be made, resulting in a loss of a certain amount of system level performance.
  • the present invention overcomes the problems confronting the techniques presently in use by compressing an input analog signal at baseband and employing a logarithmic technique, converting the compressed signal into digital form and expanding the digital signal to its original linear scale using an antilog technique. Word size of the expanded digital signal may be reduced by a normalization technique.
  • Figure 1 is a block diagram of a prior art closed-loop AGC.
  • FIG. 2 is a block diagram of the all digital gain control (ADGC) using true log amplifiers as compressors and anti-log look-up-table (LUT) as expanders.
  • ADGC all digital gain control
  • Figure 3 is a graph depicting the result of analog compression and digital expansion.
  • Figure 4 illustrates the improvement of performance for a communication system by a comparison between ADGC and traditional AGC.
  • AGC automatic gain control
  • the outputs of A D converters 16 and 18 are applied to circuit 20 to obtain a sum of I 2 + Q 2 which is then compared to a reference level in comparison circuit 22.
  • the output of comparison circuit 22 is applied to a digital-to-analog converter (DAC) 26 through an accumulator 24 and respectively applied to the gain control inputs 12b, 14b of the gain control amplifiers 12 and 14.
  • DAC digital-to-analog converter
  • the all digital gain control (ADGC) device 30 of the present invention avoids some of the requirements associated with the nature of the closed-loop AGC circuitry described above, and meets the remaining requirements without too many difficulties.
  • the present invention employs an analog —to- digital conversion method that increases the number of effective ADC bits by compressing the baseband input analog signal using an analog compressor, e.g. logarithmic circuitry.
  • the analog compressor is a nonlinear device where the gain is inversely proportional to the input signal. This increases the dynamic range of the analog input signal.
  • a digital expander e.g. anti-log process or look-up table (LUT)
  • LUT look-up table
  • the digital expander is a nonlinear device where the gain is proportional to the input signal.
  • the word size of the output of the expander may be larger than the input word size due to the nature of the functionality of most expanders.
  • a normalization mechanism can be applied, which could be an open loop or closed loop automatic level control block.
  • Figure 2 shows a block diagram of the ADGC device 30 of the present invention.
  • the ADGC device employs logarithmic amplifiers 32, 34 for logarithmic amplification of the I and Q signals which are then passed to (e.g. 8 bit) analog -to- digital converters 36, 38 and thereafter passed to anti-log lookup tables (LUTs) 40 and 42 to expand the digital signal and then subsequently passed to a low pass filter (e.g. root-raised cosine infinite impulse response (RRC)
  • a low pass filter e.g. root-raised cosine infinite impulse response (RRC
  • Outputs of filters 44 and 46 are applied to circuitry 48 which determines the square root of the sum of I 2 and Q 2 .
  • the output of circuitry 48 is applied to circuitry 50 which determines the averaged combined power measurements from both the I and Q channels before reducing the number of bits of the digital signal.
  • Circuitry 50 uses Equation 1 to determine the averaged combined power with a block-by-block scheme as follows:
  • n is the size of the block and si is the i-th sample of the output of 50 within the block.
  • the outputs of filters 44 and 46 are delayed by delay circuits 52 and 54 with n samples in order to synchronize the timing between the outputs of the filters 44 and 46 to enable completion of the functions performed by the circuits 48, 50 and 56.
  • an instantaneous dynamic range of 70 dB is easily achievable.
  • An additional 20 to 30 dB can be obtained by switching the LNA on or off.
  • the ADGC device 30 does not require any gain control in the radio, thereby providing benefits of cost and-simplicity. Large instantaneous power variation can be easily supported by the ADGC device 30.
  • the ADGC device 30 also provides good support for high speed down link and packet transmission. Furthermore, since the ADGC device 30 of the present invention is open loop, there are no stability problems, no settling time and no overshoot. ADGC 30 need not have any knowledge about the timing of the signal, which is very important in cell search, code acquisition and frequency correction mode in a system using TDD technology.
  • the ADGC device 30 provides very fast fading compensation without distorting the signal envelop, which helps avoid the problems encountered with high speeds and/or high data rates, but does not change the insertion phase of the system.
  • the stair curve represents the relation of the input of the analog compressor and the output of digital expander. It is clear that, using an analog compression and digital expansion technique, a signal with small magnitude can be quantized with a very small quantization step. This will generate very small quantization noise and, as result, will improve the performance of the receiver.

Abstract

An analog/digital gain control device avoid some of the requirements associated with the nature of a closed-loop AGC circuits and which meets the remaining requirements without much difficulty uses an analog to digital conversion method that increases the number of effective ADC bits by compressing the baseband input analog signal using a logarithmic circuit. After the compressed analog signal is converted into a digital signal, a digital anti-log process or look-up table (LUT) is used to expand the digital signal back to the original linear scale. The word size of the output of the anti-log process is larger than the input word size due to the nature of the anti-log function. To reduce the word size of the digital signal an open loop normalization technique can be applied.

Description

[0001] METHOD AND SYSTEM FOR ALL DIGITAL GAIN CONTROL
[0002] FIELD OF INVENTION
[0003] The present invention relates to the field of wireless communications. More specifically, the present invention relates to an all digital gain control architecture.
[0004] BACKGROUND
[0005] In most wireless communication systems, the baseband signal at a receiver is converted from analog format into digital format so that the useful information can be recovered via a sequence of digital processes. The common device that achieves this conversion is an analog-to-digital converter (ADC). One of the most important specifications of an ADC is the number of output bits. In general, the more output bits the ADC has, the larger the dynamic range of the input signal the ADC can support. However, this results in a more expensive ADC, as well as the rest of the receiver components. Given the number of output bits, if the power of the input signal is too large, the output of the ADC may be saturated. On the other hand, if the power of the input signal is too small, the input signal may be severely quantized. In both of these cases, the information to be recovered at the receiver may be lost. A common approach to solve this problem is to apply a dynamically adjustable gain amplifier in front of the ADC so that the input signal of the ADC can be maintained at a desired level. Typically, the adjustable gain is controlled using a closed-loop mechanism, as shown in Figure 1, which is also called automatic gain control (AGC). [0006] In practice, several requirements need to be considered when using
AGC. AGC should be sufficiently fast to compensate for channel loss variation, but should be slow enough so as not to distort the signal envelope. AGC should not change the insertion phase of the radio (so as not to overload the de-rotation loop). AGC should also have a linear response (in dB-per-Nolt). AGC is a closed- loop control system, so it has stability, settling time and overshoot concerns as well as other design issues to be considered. AGC is required to have control lines from the modem and often an additional digital-to-analog converter (DAC). In time division duplex (TDD) and Time Division Multiple Access (TDMA) modes, the AGC has to re-adjust the radio gain very fast upon the occurrence of a big unknown step in incoming power. AGC requires a specific radio architecture with gain control, both of which add cost and power consumption. AGC also has design trade offs between NF and IP3 especially in the presence of a big jammer. IP3 is a third order intercept point. NF is a noise figure. The higher the gain before the down-converter (demodulator) the better (lower) the NF, but the IP3 is also lowered (which is not good). In practice, some of the above requirements are difficult to achieve. Certain trade-offs have to be made, resulting in a loss of a certain amount of system level performance.
[0007] SUMMARY
[0008] The present invention overcomes the problems confronting the techniques presently in use by compressing an input analog signal at baseband and employing a logarithmic technique, converting the compressed signal into digital form and expanding the digital signal to its original linear scale using an antilog technique. Word size of the expanded digital signal may be reduced by a normalization technique.
[0009] BRIEF DESCRIPTION OF THE INVENTION
[0010] Figure 1 is a block diagram of a prior art closed-loop AGC.
[0011] Figure 2 is a block diagram of the all digital gain control (ADGC) using true log amplifiers as compressors and anti-log look-up-table (LUT) as expanders.
[0012] Figure 3 is a graph depicting the result of analog compression and digital expansion.
[0013] Figure 4 illustrates the improvement of performance for a communication system by a comparison between ADGC and traditional AGC. [0014] DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS [0015] Figure 1 shows a prior art closed-loop automatic gain control (AGC) circuit 10 in which analog inputs of I and Q signals are respectively applied to amplifiers 12 and 14. The outputs thereof undergo analog to digital conversion through A/D converters 16, 18 which are shown in the figure as (e.g. 6 bit) A/D converters, providing I and Q outputs at 16a and 18a, respectively. [0016] The outputs of A D converters 16 and 18 are applied to circuit 20 to obtain a sum of I2 + Q2 which is then compared to a reference level in comparison circuit 22. The output of comparison circuit 22 is applied to a digital-to-analog converter (DAC) 26 through an accumulator 24 and respectively applied to the gain control inputs 12b, 14b of the gain control amplifiers 12 and 14. [0017] The all digital gain control (ADGC) device 30 of the present invention avoids some of the requirements associated with the nature of the closed-loop AGC circuitry described above, and meets the remaining requirements without too many difficulties. The present invention employs an analog —to- digital conversion method that increases the number of effective ADC bits by compressing the baseband input analog signal using an analog compressor, e.g. logarithmic circuitry. The analog compressor is a nonlinear device where the gain is inversely proportional to the input signal. This increases the dynamic range of the analog input signal.
[0018] After the compressed analog signal is converted into a digital signal, a digital expander, e.g. anti-log process or look-up table (LUT), is used to expand the digital signal back to the original linear scale. The digital expander is a nonlinear device where the gain is proportional to the input signal. The word size of the output of the expander may be larger than the input word size due to the nature of the functionality of most expanders. To reduce the word size of the digital signal for the reset of the receiver, a normalization mechanism can be applied, which could be an open loop or closed loop automatic level control block. [0019] Figure 2 shows a block diagram of the ADGC device 30 of the present invention. The ADGC device employs logarithmic amplifiers 32, 34 for logarithmic amplification of the I and Q signals which are then passed to (e.g. 8 bit) analog -to- digital converters 36, 38 and thereafter passed to anti-log lookup tables (LUTs) 40 and 42 to expand the digital signal and then subsequently passed to a low pass filter (e.g. root-raised cosine infinite impulse response (RRC
+ IIR) filters 44, 46, each of which are used as an interpolator.
[0020] Outputs of filters 44 and 46 are applied to circuitry 48 which determines the square root of the sum of I2 and Q2. The output of circuitry 48 is applied to circuitry 50 which determines the averaged combined power measurements from both the I and Q channels before reducing the number of bits of the digital signal. Circuitry 50 uses Equation 1 to determine the averaged combined power with a block-by-block scheme as follows:
1 "
—_Ds ι (f Equation (1) n ,_ι
[0021] where n is the size of the block and si is the i-th sample of the output of 50 within the block. The outputs of filters 44 and 46 are delayed by delay circuits 52 and 54 with n samples in order to synchronize the timing between the outputs of the filters 44 and 46 to enable completion of the functions performed by the circuits 48, 50 and 56. As result, the output of 58 and 60 are respectively, and Equation (2)
Figure imgf000005_0002
Figure imgf000005_0001
where Ik and Qk for k=l,...,n are n-sample delayed outputs of 44 and 46, respectively.
[0022] According to the present invention, an instantaneous dynamic range of 70 dB is easily achievable. An additional 20 to 30 dB can be obtained by switching the LNA on or off. The ADGC device 30 does not require any gain control in the radio, thereby providing benefits of cost and-simplicity. Large instantaneous power variation can be easily supported by the ADGC device 30. The ADGC device 30 also provides good support for high speed down link and packet transmission. Furthermore, since the ADGC device 30 of the present invention is open loop, there are no stability problems, no settling time and no overshoot. ADGC 30 need not have any knowledge about the timing of the signal, which is very important in cell search, code acquisition and frequency correction mode in a system using TDD technology.
[0023] The ADGC device 30 provides very fast fading compensation without distorting the signal envelop, which helps avoid the problems encountered with high speeds and/or high data rates, but does not change the insertion phase of the system.
[0024] The result of analog compression and digital expansion is shown in
Figure 3. In this figure, the stair curve represents the relation of the input of the analog compressor and the output of digital expander. It is clear that, using an analog compression and digital expansion technique, a signal with small magnitude can be quantized with a very small quantization step. This will generate very small quantization noise and, as result, will improve the performance of the receiver.
[0025] To observe the improvement of the performance for a communication system, a comparison between the ADGC device 30 of the present invention and a traditional AGC circuit is made using a TDD downlink simulation test bench with ideal multi-user detector and an added white Gaussian noise channel. The simulation result is shown in Figure 4. In this test bench, the input signal undergoes 20dB slot-to-slot power variation. Here we see that ADGC device 30 of the present invention improves the system performance by nearly 2dB at a block error rate (BLER) = 0.01.

Claims

CLAIMS What is claimed is:
1. Apparatus for obtaining wide range and high resolution analog-to- digital conversion of an input signal comprising: an analog compressor to compress the input signal; and an expander for digitally expanding the compressed signal and which expands the signal back to an original linear scale.
2. The apparatus of claim 1 wherein said analog compressor is a logarithmic compressor.
3. The apparatus of claim 1 wherein the expander device is an anti-log device.
4. The apparatus of claim 3 wherein said expander device includes look-up-table means for determining an anti-log of a compressed signal.
5. The apparatus of claim 3 further comprising an analog-to-digital (AD) converter provided between the analog compressor and the digital expander.
6. The apparatus of claim 1 further comprising a normalization circuit coupled to said digital expander to reduce word size of the digital output.
7. The apparatus of claim 1 wherein said input signal is obtained from a receiver for receiving a wireless communication.
8. The apparatus of claim 1 further comprising a receiver for receiving a wireless communication to provide said input signal to said analog compressor.
9. The apparatus of claim 1 further comprising a receiver for receiving a wired communication to provide said input signal to said analog compressor.
10. The apparatus of claim 1 wherein said input signal is a baseband signal.
11. The apparatus of claim 1 wherein a filter is provided to filter an output of the expander.
12. The apparatus of claim 11 wherein the filter is a root-raised cosine (RRC) filter.
13. The apparatus of claim 11 wherein the filter is an infinite impulse response (IIR) filter.
14. A method employed in a communications system for analog to digital conversion of an input signal, comprising: a) logarithmically compressing said input signal at baseband; and b) logarithmically expanding the compressed signal to an original linear scale.
15. The method of claim 14 further comprising converting the compressed signal to a digital format prior to the expanding operation.
16. The method of claim 14 further comprising normalizing the expanded digital signal.
17. The method of claim 14 wherein said input signal is comprised of I and Q components are independently compressed at step (a) and independently expanded at step (b).
18. The method of claim 17 wherein said I and Q components are independently converted from analog from to digital form after undergoing step (a) and preparatory to performance of step (b).
19. The method of claim 17 where the I and Q signals are filtered and normalized after performance of step (b).
20. The method of claim 16 wherein the filtering step includes filtering employing an infinite impulse response (IIR) filter.
21. The method of claim 16 wherein the filtering step includes filtering employing a root-raised cosine (RRC) filter.
PCT/US2003/017857 2002-06-11 2003-06-05 Method and system for all digital gain control WO2003104925A2 (en)

Priority Applications (8)

Application Number Priority Date Filing Date Title
KR1020047020009A KR100768054B1 (en) 2002-06-11 2003-06-05 Method and system for all digital gain control
MXPA04012483A MXPA04012483A (en) 2002-06-11 2003-06-05 Method and system for all digital gain control.
JP2004511933A JP3987854B2 (en) 2002-06-11 2003-06-05 ADGC method and system
DE60319373T DE60319373T2 (en) 2002-06-11 2003-06-05 METHOD AND SYSTEM FOR THROUGH DIGITAL GAIN CONTROL
CA002488750A CA2488750A1 (en) 2002-06-11 2003-06-05 Method and system for all digital gain control
EP03734444A EP1512237B1 (en) 2002-06-11 2003-06-05 Method and system for all digital gain control
AU2003238924A AU2003238924A1 (en) 2002-06-11 2003-06-05 Method and system for all digital gain control
NO20045558A NO20045558L (en) 2002-06-11 2004-12-20 Method and system for total digital gain control

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US38812202P 2002-06-11 2002-06-11
US60/388,122 2002-06-11
US10/330,749 2002-12-27
US10/330,749 US7233624B2 (en) 2002-06-11 2002-12-27 Method and system for all digital gain control

Publications (2)

Publication Number Publication Date
WO2003104925A2 true WO2003104925A2 (en) 2003-12-18
WO2003104925A3 WO2003104925A3 (en) 2004-02-26

Family

ID=29715005

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2003/017857 WO2003104925A2 (en) 2002-06-11 2003-06-05 Method and system for all digital gain control

Country Status (14)

Country Link
US (4) US7233624B2 (en)
EP (1) EP1512237B1 (en)
JP (3) JP3987854B2 (en)
KR (3) KR100768054B1 (en)
CN (1) CN1669251A (en)
AT (1) ATE387765T1 (en)
AU (1) AU2003238924A1 (en)
CA (1) CA2488750A1 (en)
DE (1) DE60319373T2 (en)
ES (1) ES2301802T3 (en)
MX (1) MXPA04012483A (en)
NO (1) NO20045558L (en)
TW (4) TWI292655B (en)
WO (1) WO2003104925A2 (en)

Families Citing this family (73)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6895247B2 (en) * 2001-11-01 2005-05-17 Ericsson, Inc. System and method for obtaining optimum RF performance when co-siting cellular base stations
US7233624B2 (en) * 2002-06-11 2007-06-19 Interdigital Technology Corporation Method and system for all digital gain control
US7769108B1 (en) * 2004-12-17 2010-08-03 The United States Of America As Represented By The Secretary Of The Air Force Digital receiver instantaneous dynamic range enhancement
US8089854B2 (en) * 2007-04-03 2012-01-03 Qualcomm, Incorporated Companded transmit path for wireless communication
GB0723892D0 (en) * 2007-12-06 2008-01-16 Cambridge Silicon Radio Ltd Adaptive IQ alignment apparatus
CN101257319B (en) * 2008-04-09 2011-07-20 浙江大学 Complete digital logarithm automatic gain control device and method
US8693970B2 (en) 2009-04-13 2014-04-08 Viasat, Inc. Multi-beam active phased array architecture with independant polarization control
US10516219B2 (en) 2009-04-13 2019-12-24 Viasat, Inc. Multi-beam active phased array architecture with independent polarization control
US8289083B2 (en) * 2009-04-13 2012-10-16 Viasat, Inc. Active power splitter
US9112452B1 (en) 2009-07-14 2015-08-18 Rf Micro Devices, Inc. High-efficiency power supply for a modulated load
US8981848B2 (en) 2010-04-19 2015-03-17 Rf Micro Devices, Inc. Programmable delay circuitry
US8519788B2 (en) 2010-04-19 2013-08-27 Rf Micro Devices, Inc. Boost charge-pump with fractional ratio and offset loop for supply modulation
US9099961B2 (en) 2010-04-19 2015-08-04 Rf Micro Devices, Inc. Output impedance compensation of a pseudo-envelope follower power management system
US8633766B2 (en) 2010-04-19 2014-01-21 Rf Micro Devices, Inc. Pseudo-envelope follower power management system with high frequency ripple current compensation
US9431974B2 (en) 2010-04-19 2016-08-30 Qorvo Us, Inc. Pseudo-envelope following feedback delay compensation
WO2011133542A1 (en) 2010-04-19 2011-10-27 Rf Micro Devices, Inc. Pseudo-envelope following power management system
US8571498B2 (en) 2010-08-25 2013-10-29 Rf Micro Devices, Inc. Multi-mode/multi-band power management system
WO2012047738A1 (en) 2010-09-29 2012-04-12 Rf Micro Devices, Inc. SINGLE μC-BUCKBOOST CONVERTER WITH MULTIPLE REGULATED SUPPLY OUTPUTS
WO2012068258A2 (en) * 2010-11-16 2012-05-24 Rf Micro Devices, Inc. Digital fast cordic for envelope tracking generation
US8588713B2 (en) 2011-01-10 2013-11-19 Rf Micro Devices, Inc. Power management system for multi-carriers transmitter
WO2012106437A1 (en) 2011-02-02 2012-08-09 Rf Micro Devices, Inc. Fast envelope system calibration
WO2012109227A2 (en) 2011-02-07 2012-08-16 Rf Micro Devices, Inc. Group delay calibration method for power amplifier envelope tracking
US8624760B2 (en) 2011-02-07 2014-01-07 Rf Micro Devices, Inc. Apparatuses and methods for rate conversion and fractional delay calculation using a coefficient look up table
US9246460B2 (en) 2011-05-05 2016-01-26 Rf Micro Devices, Inc. Power management architecture for modulated and constant supply operation
US9379667B2 (en) 2011-05-05 2016-06-28 Rf Micro Devices, Inc. Multiple power supply input parallel amplifier based envelope tracking
US9247496B2 (en) 2011-05-05 2016-01-26 Rf Micro Devices, Inc. Power loop control based envelope tracking
CN103748794B (en) 2011-05-31 2015-09-16 射频小型装置公司 A kind of method and apparatus of the complex gain for measuring transmission path
US9019011B2 (en) 2011-06-01 2015-04-28 Rf Micro Devices, Inc. Method of power amplifier calibration for an envelope tracking system
US8760228B2 (en) 2011-06-24 2014-06-24 Rf Micro Devices, Inc. Differential power management and power amplifier architecture
US8626091B2 (en) 2011-07-15 2014-01-07 Rf Micro Devices, Inc. Envelope tracking with variable compression
US8792840B2 (en) 2011-07-15 2014-07-29 Rf Micro Devices, Inc. Modified switching ripple for envelope tracking system
US8952710B2 (en) 2011-07-15 2015-02-10 Rf Micro Devices, Inc. Pulsed behavior modeling with steady state average conditions
US9263996B2 (en) 2011-07-20 2016-02-16 Rf Micro Devices, Inc. Quasi iso-gain supply voltage function for envelope tracking systems
US8618868B2 (en) 2011-08-17 2013-12-31 Rf Micro Devices, Inc. Single charge-pump buck-boost for providing independent voltages
US8942652B2 (en) 2011-09-02 2015-01-27 Rf Micro Devices, Inc. Split VCC and common VCC power management architecture for envelope tracking
US8957728B2 (en) 2011-10-06 2015-02-17 Rf Micro Devices, Inc. Combined filter and transconductance amplifier
US9024688B2 (en) 2011-10-26 2015-05-05 Rf Micro Devices, Inc. Dual parallel amplifier based DC-DC converter
WO2013063364A1 (en) 2011-10-26 2013-05-02 Rf Micro Devices, Inc. Average frequency control of switcher for envelope tracking
CN103959189B (en) 2011-10-26 2015-12-23 射频小型装置公司 Based on the parallel amplifier phase compensation of inductance
US9484797B2 (en) 2011-10-26 2016-11-01 Qorvo Us, Inc. RF switching converter with ripple correction
US8699626B2 (en) 2011-11-29 2014-04-15 Viasat, Inc. General purpose hybrid
US9515621B2 (en) 2011-11-30 2016-12-06 Qorvo Us, Inc. Multimode RF amplifier system
US8975959B2 (en) 2011-11-30 2015-03-10 Rf Micro Devices, Inc. Monotonic conversion of RF power amplifier calibration data
US9250643B2 (en) 2011-11-30 2016-02-02 Rf Micro Devices, Inc. Using a switching signal delay to reduce noise from a switching power supply
US8947161B2 (en) 2011-12-01 2015-02-03 Rf Micro Devices, Inc. Linear amplifier power supply modulation for envelope tracking
US9256234B2 (en) 2011-12-01 2016-02-09 Rf Micro Devices, Inc. Voltage offset loop for a switching controller
US9041365B2 (en) 2011-12-01 2015-05-26 Rf Micro Devices, Inc. Multiple mode RF power converter
US9280163B2 (en) 2011-12-01 2016-03-08 Rf Micro Devices, Inc. Average power tracking controller
US9041364B2 (en) 2011-12-01 2015-05-26 Rf Micro Devices, Inc. RF power converter
US9494962B2 (en) 2011-12-02 2016-11-15 Rf Micro Devices, Inc. Phase reconfigurable switching power supply
US9813036B2 (en) 2011-12-16 2017-11-07 Qorvo Us, Inc. Dynamic loadline power amplifier with baseband linearization
US9298198B2 (en) 2011-12-28 2016-03-29 Rf Micro Devices, Inc. Noise reduction for envelope tracking
US8981839B2 (en) 2012-06-11 2015-03-17 Rf Micro Devices, Inc. Power source multiplexer
US9020451B2 (en) 2012-07-26 2015-04-28 Rf Micro Devices, Inc. Programmable RF notch filter for envelope tracking
US9225231B2 (en) 2012-09-14 2015-12-29 Rf Micro Devices, Inc. Open loop ripple cancellation circuit in a DC-DC converter
US9197256B2 (en) 2012-10-08 2015-11-24 Rf Micro Devices, Inc. Reducing effects of RF mixer-based artifact using pre-distortion of an envelope power supply signal
WO2014062902A1 (en) 2012-10-18 2014-04-24 Rf Micro Devices, Inc Transitioning from envelope tracking to average power tracking
US9627975B2 (en) 2012-11-16 2017-04-18 Qorvo Us, Inc. Modulated power supply system and method with automatic transition between buck and boost modes
WO2014116933A2 (en) 2013-01-24 2014-07-31 Rf Micro Devices, Inc Communications based adjustments of an envelope tracking power supply
US9178472B2 (en) 2013-02-08 2015-11-03 Rf Micro Devices, Inc. Bi-directional power supply signal based linear amplifier
US9197162B2 (en) 2013-03-14 2015-11-24 Rf Micro Devices, Inc. Envelope tracking power supply voltage dynamic range reduction
WO2014152876A1 (en) 2013-03-14 2014-09-25 Rf Micro Devices, Inc Noise conversion gain limited rf power amplifier
US9479118B2 (en) 2013-04-16 2016-10-25 Rf Micro Devices, Inc. Dual instantaneous envelope tracking
US9374005B2 (en) 2013-08-13 2016-06-21 Rf Micro Devices, Inc. Expanded range DC-DC converter
US9614476B2 (en) 2014-07-01 2017-04-04 Qorvo Us, Inc. Group delay calibration of RF envelope tracking
CN104954032B (en) * 2015-05-22 2018-01-26 豪威科技(上海)有限公司 Wireless receiver and its application method
US9948240B2 (en) 2015-07-01 2018-04-17 Qorvo Us, Inc. Dual-output asynchronous power converter circuitry
US9912297B2 (en) 2015-07-01 2018-03-06 Qorvo Us, Inc. Envelope tracking power converter circuitry
US9973147B2 (en) 2016-05-10 2018-05-15 Qorvo Us, Inc. Envelope tracking power management circuit
US10542443B2 (en) * 2017-10-27 2020-01-21 Keysight Technologies, Inc. Methods, systems, and computer readable media for testing long term evolution (LTE) air interface device using emulated noise in unassigned resource blocks (RBs)
US10476437B2 (en) 2018-03-15 2019-11-12 Qorvo Us, Inc. Multimode voltage tracker circuit
US11089495B2 (en) 2019-07-11 2021-08-10 Keysight Technologies, Inc. Methods, systems, and computer readable media for testing radio access network nodes by emulating band-limited radio frequency (RF) and numerology-capable UEs in a wideband 5G network
CN111030713A (en) * 2019-10-30 2020-04-17 创达特（苏州）科技有限责任公司 Transient pulse interference resisting device and method

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4025732A (en) * 1975-08-04 1977-05-24 Hartmut Traunmuller Method and device for presenting information to deaf persons
US4124773A (en) * 1976-11-26 1978-11-07 Robin Elkins Audio storage and distribution system
US4132985A (en) * 1972-08-03 1979-01-02 Minolta Camera Kabushiki Kaisha Automatic control device for cameras
US4250470A (en) * 1978-06-28 1981-02-10 Communications Satellite Corporation Syllabic compander with logarithmic chain

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4189625A (en) * 1978-03-13 1980-02-19 Strandberg Terry W Method and apparatus for processing dual frequency digital information signals
DE3883337D1 (en) 1987-10-06 1993-09-23 Peicom Sound Systems Gmbh, 6380 Bad Homburg, De
US5287556A (en) * 1990-09-28 1994-02-15 Motorola, Inc. Interference reduction using an adaptive receiver filter, signal strength, and BER sensing
JPH0575655A (en) * 1991-09-13 1993-03-26 Sony Corp Data regenerating device
JP3241098B2 (en) * 1992-06-12 2001-12-25 株式会社東芝 Multi-system receiver
EP0595406A1 (en) 1992-10-26 1994-05-04 Koninklijke Philips Electronics N.V. Radio device with signal compression
TW234229B (en) 1992-10-26 1994-11-11 Philips Electronics Nv
JPH06164390A (en) 1992-11-24 1994-06-10 Roland Corp Compander
JPH06244888A (en) * 1993-02-12 1994-09-02 Fujitsu Ltd Qam demodulator
US5446761A (en) 1993-06-11 1995-08-29 Motorola, Inc. Decoder circuit for phase modulated signals
DE69533540T2 (en) * 1994-07-29 2005-11-17 Qualcomm, Inc., San Diego METHOD AND DEVICE FOR EXECUTING THE CODE DETECTION IN A CDMA TRANSMISSION SYSTEM
US5572452A (en) * 1995-02-03 1996-11-05 Telefonaktiebolaget Lm Ericsson Filter with feed-forward AGC
JP3087627B2 (en) 1995-09-30 2000-09-11 日本電気株式会社 Demodulator
JP3955965B2 (en) 1999-02-15 2007-08-08 株式会社ケンウッド Wideband digital receiver
US6577262B1 (en) * 1999-12-22 2003-06-10 Koninklijke Philips Electronics N.V. Compander for power control in a ballast
US6459889B1 (en) * 2000-02-29 2002-10-01 Motorola, Inc. DC offset correction loop for radio receiver
JP4379658B2 (en) * 2000-06-20 2009-12-09 パナソニック株式会社 Receiver
JP2002094424A (en) * 2000-09-19 2002-03-29 Nec Corp Receiving device
JP3518743B2 (en) * 2000-10-05 2004-04-12 日本電気株式会社 Multi-level digital demodulation system
JP3695316B2 (en) * 2000-11-24 2005-09-14 株式会社日本自動車部品総合研究所 Spread spectrum receiver correlation detector
US20030002578A1 (en) * 2000-12-11 2003-01-02 Ikuo Tsukagoshi System and method for timeshifting the encoding/decoding of audio/visual signals in real-time
US20030002576A1 (en) * 2001-06-29 2003-01-02 Whitehead David E. Apparatus and method for compression of data in protection and control communications between protective relays in a power system
US6510188B1 (en) * 2001-07-26 2003-01-21 Wideband Computers, Inc. All digital automatic gain control circuit
US7013117B2 (en) * 2002-03-25 2006-03-14 Broadcom Corporation Analog power detection for gain control operations
US7233624B2 (en) * 2002-06-11 2007-06-19 Interdigital Technology Corporation Method and system for all digital gain control

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4132985A (en) * 1972-08-03 1979-01-02 Minolta Camera Kabushiki Kaisha Automatic control device for cameras
US4025732A (en) * 1975-08-04 1977-05-24 Hartmut Traunmuller Method and device for presenting information to deaf persons
US4124773A (en) * 1976-11-26 1978-11-07 Robin Elkins Audio storage and distribution system
US4250470A (en) * 1978-06-28 1981-02-10 Communications Satellite Corporation Syllabic compander with logarithmic chain

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP1512237A2 *

Also Published As

Publication number Publication date
TWI292655B (en) 2008-01-11
JP3987854B2 (en) 2007-10-10
EP1512237B1 (en) 2008-02-27
US20030228853A1 (en) 2003-12-11
US7532671B2 (en) 2009-05-12
TW200401500A (en) 2004-01-16
KR20070114231A (en) 2007-11-29
KR100768054B1 (en) 2007-10-18
US20070206684A1 (en) 2007-09-06
NO20045558L (en) 2004-12-20
MXPA04012483A (en) 2005-02-17
TWI393359B (en) 2013-04-11
ES2301802T3 (en) 2008-07-01
US8098742B2 (en) 2012-01-17
US7391814B2 (en) 2008-06-24
JP2006060858A (en) 2006-03-02
AU2003238924A8 (en) 2003-12-22
US20080240259A1 (en) 2008-10-02
US20090190699A1 (en) 2009-07-30
JP4227129B2 (en) 2009-02-18
EP1512237A2 (en) 2005-03-09
DE60319373T2 (en) 2009-02-19
ATE387765T1 (en) 2008-03-15
KR20050096199A (en) 2005-10-05
US7233624B2 (en) 2007-06-19
TW201021440A (en) 2010-06-01
EP1512237A4 (en) 2005-11-30
TWI313976B (en) 2009-08-21
JP2007295620A (en) 2007-11-08
TWI369071B (en) 2012-07-21
DE60319373D1 (en) 2008-04-10
KR20050010873A (en) 2005-01-28
AU2003238924A1 (en) 2003-12-22
CN1669251A (en) 2005-09-14
CA2488750A1 (en) 2003-12-18
JP2005530385A (en) 2005-10-06
WO2003104925A3 (en) 2004-02-26
TW200715705A (en) 2007-04-16
TW200501589A (en) 2005-01-01
KR100998544B1 (en) 2010-12-07
KR100914700B1 (en) 2009-08-28

Similar Documents

Publication Publication Date Title
US7233624B2 (en) Method and system for all digital gain control
US7483500B2 (en) Narrowband gain control of receiver with digital post filtering
KR101241064B1 (en) DC offset correction system for a receiver with baseband gain control
CN1198046A (en) Weak signal resolver
CN1359562A (en) Radlo receiver and method for preloading an average dc-offset into a channel filter
JP2008546241A (en) Digital automatic gain control method and device
US7248649B2 (en) Digital baseband receiver including a time domain compensation module for suppressing group delay variation distortion incurred due to analog low pass filter deficiencies
EP1940053B1 (en) Gain control method and apparatus
JP3522725B2 (en) Quadrature demodulator and quadrature demodulation method
CN100372343C (en) Controlling device for digital pulse formed filter output gain
US20030147481A1 (en) Method and controlling apparatus for controlling agc unit
KR101015716B1 (en) Method for receiving signal and receiver of mobile station in communication system

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2488750

Country of ref document: CA

Ref document number: 1020047020009

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: PA/a/2004/012483

Country of ref document: MX

WWE Wipo information: entry into national phase

Ref document number: 2004511933

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 20038137976

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 2003734444

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1020047020009

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2003734444

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 2003734444

Country of ref document: EP