WO2004003929A1 - Multiple-mode memory and method for forming same - Google Patents
Multiple-mode memory and method for forming same Download PDFInfo
- Publication number
- WO2004003929A1 WO2004003929A1 PCT/US2003/019382 US0319382W WO2004003929A1 WO 2004003929 A1 WO2004003929 A1 WO 2004003929A1 US 0319382 W US0319382 W US 0319382W WO 2004003929 A1 WO2004003929 A1 WO 2004003929A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- memory cells
- field
- type
- programmable
- memory
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/005—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor comprising combined but independently operative RAM-ROM, RAM-PROM, RAM-EPROM cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
- G11C17/16—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM using electrically-fusible links
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2216/00—Indexing scheme relating to G11C16/00 and subgroups, for features not directly covered by these groups
- G11C2216/12—Reading and writing aspects of erasable programmable read-only memories
- G11C2216/26—Floating gate memory which is adapted to be one-time programmable [OTP], e.g. containing multiple OTP blocks permitting limited update ability
Definitions
- This invention relates to solid-state integrated circuit memories, and in particular to improved solid-state integrated circuit memories that provide multiple models of operation.
- Modem computing systems often include both read-only memory for boot up or archiving purposes and re-writable memory such as DRAM, flash, and magnetic disks.
- re-writable memory such as DRAM, flash, and magnetic disks.
- read-only memories are built arid packaged separately from re-writable memories, and this increases system cost and complicates system assembly.
- the preferred embodiments described below relate to a multiple mode memory that includes both field- programmable write-once memory cells and field-programmable re-writable memory cells carried by the same integrated circuit substrate and addressed by the same I/O circuitry.
- the multiple-mode memory is a three-dimensional memory having multiple, vertically-stacked layers of memory cells. Some of these layers include the write-once memory cells and others of the layers include the re-writable memory cells. In this way, both types of memory are provided on a single integrated circuit substrate. This reduces manufacturing cost and simplifies assembly of a computer system employing both types of memory cells. Additional types and numbers of types of memory cells can be used.
- FIG. 1 is a top view of a multiple-mode memory that incorporates a presently preferred embodiment of this invention.
- FIG. 2 is a fragmentary, schematic, cross-sectional view of the memory of FIG. 1.
- FIG. 3 is a fragmentary isometric view of a write-once memory cell included in the memory of FIG. 1.
- FIG. 4 is a schematic isometric view of another write-once memory cell suitable for use in the memory of FIG. 1.
- FIG. 5 is a schematic isometric view of a re-writable memory cell suitable for use in the memory of FIG. 1.
- FIG. 6 is a flow chart of a method for forming portions of the memory of FIG. 1.
- FIG. 1 shows a top plan view of a multiple-mode memory 10 that is formed on and carried by an integrated circuit substrate 12.
- the memory 10 includes an array of word lines 14 arranged orthogonally to an array of bit lines 16. Read and write voltages on the word lines 14 and the bit lines 16 are controlled by I/O circuitry 70 including X decoders 72 coupled to the word lines 14 and Y decoders 74 coupled to the bit lines 16.
- FIG. 2 provides a fragmentary cross-sectional view that illustrates the arrangement of memory cells 18 between adjacent word lines 14 and bit lines
- the substrate 12 carries three levels of word lines 14 and two levels of bit lines 16.
- Memory cells 18 are formed at each crossing between adjacent word lines 14 and bit lines 16.
- the memory cells 18 of FIG. 2 include both field-programmable write- once memories and field-programmable re-writable memories.
- FIG. 3 provides a schematic illustration of a field-programmable write- once memory cell 20 which can be fabricated as described in U.S. Patent Nos. 6,185,122 and 6,034,882 (Johnson et ai.), which are assigned to the assignee of the present invention and are hereby incorporated by reference.
- the write-once memory cell 20 includes an anti-fuse layer 22 and first and second diode components 24, 26.
- the anti-fuse layer 22 may be formed of an insulator such as silicon dioxide, and the anti-fuse layer 22 is initially fabricated as an intact insulating layer that restricts the flow of current between the adjacent word line 14 and bit line 16.
- the diode components 24, 26 in this example are oppositely doped.
- the diode components 24, 26 form a diode across the breached anti-fuse layer 22 limiting current flow across the memory cell 20 to a selected direction.
- the memory cell 20 includes side walls 30 that are aligned with side edges 32 of the adjacent word line 14. This can be accomplished in a single photolithographic masking operation that patterns both the side walls 30 and the side edges 32 using a single mask to create the pattern.
- the side walls 34 of the memory cell 20 are automatically aligned with the side edges 36 of the adjacent bit line 16 by a single photolithographic masking operation that creates the pattern for both the side walls 32 and side edges 36 in a single masking operation.
- Such automatic alignment techniques are described in detail in the above-identified Johnson patents, and they reduce the number of masking operations and therefore the cost of the multiple-mode memory 10.
- the field-programmable write-once memory cells 20 are initially fabricated with an intact anti-fuse layer 22. In the field any desired one of the field-programmable write-once memory cells 20 can be written to the other binary logic state by applying a write pulse of sufficient voltage and power. Thus, the write-once memory cells 20 can be used as a field-programmable read-only memory, as for example for archiving and other user-initiated storage operations.
- the write-once memory cell 40 includes an anti-fuse layer 42 and two diode components 44, 46.
- the memory cell 40 differs from the memory cell 20 in that the diode components 44, 46 are both situated on the same side of the anti-fuse layer 42, while the diode components 24, 26 are situated on opposite sides of the anti-fuse layer 22.
- FIGS. 3 and 4 provide only two examples of suitable write-once memory cells. Many alternatives are possible, including all of the memory cells described in U.S. Patent Application Serial Nos. 09/560,626 and
- the anti- fuse layers may extend continuously over multiple adjacent memory cells, as can the diode components.
- Diode components may not be required in all cases, and if used they may not require separate layers.
- the diode components may be integrated into and formed by the adjacent word and bit lines, as for example when the word or bit lines comprise doped polysilicon conductors.
- the multiple-mode memory 10 also includes field-programmable re-writable memory cells such as the memory cell 50 of FIG. 5.
- the memory cell 50 in Figure 5 is a TFT-SONOS (thin film transistor, silicon-oxide-nitride- oxide-silicon) re-writeable memory cell.
- the memory cell 50 comprises a wordline 52 that acts as a gate, bitlines 54, 56 that act as sources/drains, an oxide-nitride-oxide (ONO) charge trapping medium 58 that alters the threshold voltage (Vt) of the thin film transistor (TFT), and a channel 59.
- TFT-SONOS thin film transistor, silicon-oxide-nitride- oxide-silicon
- one set of “rails” acts as bitlines and as dopant (“updiffusion”) sources for the channel region of the TFT.
- bitlines deposit stack, photomask, etch, gap fill, and perform a chemical-mechanical-polishing (CMP) operation flush to the silicon
- CMP chemical-mechanical-polishing
- the channel silicon is deposited, either as undoped amorphous and ion implanted, or in-situ doped as lightly P-type.
- the ONO charge trapping dielectric films are then deposited (similar film stacks are used in flash memory technology). Gates are then deposited and patterned.
- the sources/drains are formed by updiffusion of N-type dopants into the channel upon subsequent heat treatments.
- the device is written and erased in a fashion similar to flash memory (i.e., writing the cell involves trapping charge in the ONO film, altering the threshold voltage of the TFT).
- the TFT-SONOS memory cell and other suitable types of re-writeable memory cells are described in U.S. Patent Application Serial No. 09/927,648, which is assigned to the assignee of the present invention and is hereby incorporated by reference.
- the write-once memory cells 20, 40 and the re-writable memory cells 50 are included in the same three-dimensional memory array and are accessed by the same I/O circuitry 70.
- the memory cells 18 are shown arranged in four vertically stacked levels.
- any desired memory cell level j is fabricated of write-once memory cells 20, 40 without any re-writable memory cells 50.
- Any other desired memory cell level k includes only re-writable memory cells 50 without any write-once memory cells 20, 40.
- any selected level of memory cells can be fabricated as either write-once memory cells or as re-writable memory cells, depending upon the particular application.
- any number of combinations of write-once memory cells and re-writable memory cells can be achieved, and if desired both types of memory cells may be included within a single level.
- the programming and read voltages, currents, and powers are similar for both the write-once memory cells 20, 40 and the re-writable memory cells 50.
- the re-writable memory cell 50 described above can be formed with only a small number of additional processing steps as compared to the steps required for creating the write-once memory cells 20, 40. With this approach, specific levels of memory cells can be designated as write-once or re-writable during fabrication with little alteration to the mask set or the processing steps.
- FIG. 6 provides a flow chart of a method for fabricating the memory 10 of FIG. 1.
- an integrated circuit substrate is provided.
- Such a substrate typically includes a monocrystalline semiconductor wafer, as for example a monocrystalline silicon wafer.
- a first level of memory cells is formed overlying and carried by the substrate. This first level of memory cells can include write-once memory cells, re-writable memory cells, or some combination of both types of memory cells, as described above.
- a second level of memory cells is formed overlying and vertically stacked above the first level of memory cells.
- the second level of memory cells can include write-once memory cells, re-writable memory cells, or some combination. Additional levels of memory cells may be added, and then in block 86 a top level of memory cells is formed, once again including any desired combination of write-once memory cells and re-writable memory cells.
- the multiple-mode memories described above include both write-once and re-writable memory cells in a single three-dimensional memory array. This provides both re-writability and permanent data storage in an inexpensive, single chip solution. While the preferred embodiments described above contained two types of memory cells (field-programmable write-once and field-programmable rewritable), it is important to note that there is no limit to the number of memory types that can be used. A plurality of memory types can be used per die to resolve different memory requirements. For example, one die might contain two completely separate 3-D write-once cells, one cell programmed during manufacturing for register settings used by a controller and another updateable in the field to store data, such as a digital media file (e.g., pictures, songs).
- a digital media file e.g., pictures, songs.
- the same die might contain multiple re-writeable memory cells (e.g., flash, 3-D memory, DRAM, SRAM) to store file system structures (such as a FAT table, root directory, or sub-directory) or data with different speed or access time requirements (e.g., the write and/or read times can vary).
- file system structures such as a FAT table, root directory, or sub-directory
- data with different speed or access time requirements e.g., the write and/or read times can vary.
- a plurality of re-writeable cells may be used for different data types.
- memory cells can be assigned for different levels of cache hierarchies (e.g., L1 , L2, L3 cache).
- two groups of memory cells can be of different types even if they are both write-once or re- writable.
- two groups of write-once (or re-writable) memory cells are of different types if they have different read and/or write times.
- Different memory cells can be built into the two-dimensional substrate (as described in U.S. patent application serial number 09/638,334, which is assigned to the assignee of the present invention and is hereby incorporated by reference) or in 3-D arrays as different cost and performance tradeoffs dictate. For example, faster memory can be built into the two-dimensional substrate, and slower memory can be built in the 3-D array.
- U.S. patent application serial number (Attorney Docket No. 0519/77, filed on the same day as the present application), which is assigned to the assignee of the present invention and is hereby incorporated by reference, describes additional embodiments that can be used with the multiple-mode memories of these preferred embodiments.
- the term “carried by” is intended broadly to refer to layers or materials that are formed on an integrated circuit substrate. Layers that are carried by a substrate include layers that do not make physical contact with the substrate. For example, all of the memory cells shown in FIG. 2 are said to be carried by the substrate 12, even though the upper levels of memory cells are stacked above lower levels of memory cells.
- the term "overlie” is intended broadly to cover layers or films that overlie a structure either directly or indirectly. Again with reference to FIG. 2, the memory cells 18 are said to overlie the substrate 12, even though at least one word line is interposed between each memory cell and the substrate.
- field-programmable indicates that a signal can be written into a memory cell in the field, after the memory cell has been fabricated and assembled into a working digital storage system.
- a mask-programmed read-only memory is not considered to be field-programmable as that term is used here.
- set is intended broadly to include one or more.
Abstract
Description
Claims
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2003245588A AU2003245588A1 (en) | 2002-06-27 | 2003-06-20 | Multiple-mode memory and method for forming same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/184,578 | 2002-06-27 | ||
US10/184,578 US6768661B2 (en) | 2002-06-27 | 2002-06-27 | Multiple-mode memory and method for forming same |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2004003929A1 true WO2004003929A1 (en) | 2004-01-08 |
Family
ID=29779402
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2003/019382 WO2004003929A1 (en) | 2002-06-27 | 2003-06-20 | Multiple-mode memory and method for forming same |
Country Status (3)
Country | Link |
---|---|
US (2) | US6768661B2 (en) |
AU (1) | AU2003245588A1 (en) |
WO (1) | WO2004003929A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7404998B2 (en) * | 2003-06-24 | 2008-07-29 | Sony Corporation | Synthetic resin card and method of producing the same |
Families Citing this family (43)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7157314B2 (en) | 1998-11-16 | 2007-01-02 | Sandisk Corporation | Vertically stacked field programmable nonvolatile memory and method of fabrication |
US8575719B2 (en) | 2000-04-28 | 2013-11-05 | Sandisk 3D Llc | Silicon nitride antifuse for use in diode-antifuse memory arrays |
US6525953B1 (en) * | 2001-08-13 | 2003-02-25 | Matrix Semiconductor, Inc. | Vertically-stacked, field-programmable, nonvolatile memory and method of fabrication |
US7057914B2 (en) * | 2002-08-02 | 2006-06-06 | Unity Semiconductor Corporation | Cross point memory array with fast access time |
US6777290B2 (en) * | 2002-08-05 | 2004-08-17 | Micron Technology, Inc. | Global column select structure for accessing a memory |
DE10259634B4 (en) * | 2002-12-18 | 2008-02-21 | Qimonda Ag | Method of making contacts on a wafer |
US7800932B2 (en) * | 2005-09-28 | 2010-09-21 | Sandisk 3D Llc | Memory cell comprising switchable semiconductor memory element with trimmable resistance |
US6947333B2 (en) * | 2003-10-30 | 2005-09-20 | Hewlett-Packard Development Company, L.P. | Memory device |
US7177191B2 (en) * | 2004-12-30 | 2007-02-13 | Sandisk 3D Llc | Integrated circuit including memory array incorporating multiple types of NAND string structures |
US8482052B2 (en) | 2005-01-03 | 2013-07-09 | Macronix International Co., Ltd. | Silicon on insulator and thin film transistor bandgap engineered split gate memory |
US7709334B2 (en) * | 2005-12-09 | 2010-05-04 | Macronix International Co., Ltd. | Stacked non-volatile memory device and methods for fabricating the same |
WO2006129739A1 (en) * | 2005-05-31 | 2006-12-07 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
WO2007016419A2 (en) * | 2005-07-29 | 2007-02-08 | The General Hospital Corporation | Methods and compositions for reducing skin damage |
US7420242B2 (en) * | 2005-08-31 | 2008-09-02 | Macronix International Co., Ltd. | Stacked bit line dual word line nonvolatile memory |
US7567351B2 (en) * | 2006-02-02 | 2009-07-28 | Kla-Tencor Corporation | High resolution monitoring of CD variations |
US7851761B2 (en) * | 2006-03-27 | 2010-12-14 | Liviu Popa-Simil | Multi-band terahertz receiver and imaging device |
US7486537B2 (en) * | 2006-07-31 | 2009-02-03 | Sandisk 3D Llc | Method for using a mixed-use memory array with different data states |
WO2008016419A2 (en) * | 2006-07-31 | 2008-02-07 | Sandisk 3D Llc | Mixed-use memory array and method for use therewith |
US7450414B2 (en) * | 2006-07-31 | 2008-11-11 | Sandisk 3D Llc | Method for using a mixed-use memory array |
WO2008016421A2 (en) * | 2006-07-31 | 2008-02-07 | Sandisk 3D Llc | Mixed-use memory array with different data states and method for use therewith |
US20080023790A1 (en) * | 2006-07-31 | 2008-01-31 | Scheuerlein Roy E | Mixed-use memory array |
US7730270B2 (en) | 2006-09-29 | 2010-06-01 | Sandisk Corporation | Method combining once-writeable and rewriteable information storage to support data processing |
US7630225B2 (en) | 2006-09-29 | 2009-12-08 | Sandisk Corporation | Apparatus combining once-writeable and rewriteable information storage to support data processing |
US20080244203A1 (en) * | 2007-03-30 | 2008-10-02 | Gorobets Sergey A | Apparatus combining lower-endurance/performance and higher-endurance/performance information storage to support data processing |
US7613857B2 (en) * | 2007-03-30 | 2009-11-03 | Sandisk Corporation | Memory device with a built-in memory array and a connector for a removable memory device |
US7633799B2 (en) * | 2007-03-30 | 2009-12-15 | Sandisk Corporation | Method combining lower-endurance/performance and higher-endurance/performance information storage to support data processing |
US7603499B2 (en) * | 2007-03-30 | 2009-10-13 | Sandisk Corporation | Method for using a memory device with a built-in memory array and a connector for a removable memory device |
US8275927B2 (en) * | 2007-12-31 | 2012-09-25 | Sandisk 3D Llc | Storage sub-system for a computer comprising write-once memory devices and write-many memory devices and related method |
US8488362B2 (en) * | 2009-04-29 | 2013-07-16 | Macronix International Co., Ltd. | Graded metal oxide resistance based semiconductor memory device |
US9240405B2 (en) | 2011-04-19 | 2016-01-19 | Macronix International Co., Ltd. | Memory with off-chip controller |
KR20130010915A (en) * | 2012-10-23 | 2013-01-29 | 김성동 | Three-dimensional semiconductor devices having a cache memory array, in which chapter data can be stored, and methods of operating the same |
US9875789B2 (en) | 2013-11-22 | 2018-01-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D structure for advanced SRAM design to avoid half-selected issue |
US9691475B2 (en) | 2015-03-19 | 2017-06-27 | Micron Technology, Inc. | Constructions comprising stacked memory arrays |
US10897627B2 (en) | 2019-01-11 | 2021-01-19 | Western Digital Technologies, Inc. | Non-volatile memory system including a partial decoder and event detector for video streams |
US11064194B2 (en) | 2019-10-31 | 2021-07-13 | Western Digital Technologies, Inc. | Encoding digital videos using controllers of data storage devices |
US10841645B1 (en) | 2019-12-09 | 2020-11-17 | Western Digital Technologies, Inc. | Storage system and method for video frame segregation to optimize storage |
US11526435B2 (en) | 2020-02-04 | 2022-12-13 | Western Digital Technologies, Inc. | Storage system and method for automatic data phasing |
US11562018B2 (en) | 2020-02-04 | 2023-01-24 | Western Digital Technologies, Inc. | Storage system and method for optimized surveillance search |
US11275521B2 (en) | 2020-03-02 | 2022-03-15 | Micron Technology, Inc. | Image data based media type selection based on a first identified attribute of the initial image data |
US11275520B2 (en) | 2020-03-02 | 2022-03-15 | Micron Technology, Inc. | Media type selection using a processor in memory |
US11328511B2 (en) | 2020-03-13 | 2022-05-10 | Western Digital Technologies, Inc. | Storage system and method for improved playback analysis |
US11140445B1 (en) | 2020-06-03 | 2021-10-05 | Western Digital Technologies, Inc. | Storage system and method for storing scalable video |
US11818406B2 (en) | 2020-07-23 | 2023-11-14 | Western Digital Technologies, Inc. | Data storage server with on-demand media subtitles |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6324093B1 (en) * | 2000-09-15 | 2001-11-27 | Hewlett-Packard Company | Write-once thin-film memory |
US6515888B2 (en) * | 2000-08-14 | 2003-02-04 | Matrix Semiconductor, Inc. | Low cost three-dimensional memory array |
US6515923B1 (en) * | 2001-02-02 | 2003-02-04 | Matrix Semiconductor, Inc. | Memory array organization and related test method particularly well suited for integrated circuits having write-once memory arrays |
US6545898B1 (en) * | 2001-03-21 | 2003-04-08 | Silicon Valley Bank | Method and apparatus for writing memory arrays using external source of high programming voltage |
Family Cites Families (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62202397A (en) * | 1986-02-28 | 1987-09-07 | Fujitsu Ltd | Semiconductor storage device |
US5029125A (en) | 1989-03-07 | 1991-07-02 | Drexler Technology Corporation | Method of reading and writing files on nonerasable storage media |
CA2043493C (en) | 1990-10-05 | 1997-04-01 | Ricky C. Hetherington | Hierarchical integrated circuit cache memory |
US5249282A (en) | 1990-11-21 | 1993-09-28 | Benchmarq Microelectronics, Inc. | Integrated cache memory system with primary and secondary cache memories |
US5359569A (en) | 1991-10-29 | 1994-10-25 | Hitachi Ltd. | Semiconductor memory |
EP0895162A3 (en) | 1992-01-22 | 1999-11-10 | Enhanced Memory Systems, Inc. | Enhanced dram with embedded registers |
US5561622A (en) | 1993-09-13 | 1996-10-01 | International Business Machines Corporation | Integrated memory cube structure |
DE69528971D1 (en) | 1995-06-30 | 2003-01-09 | St Microelectronics Srl | Method of manufacturing a circuit containing non-volatile memory cells and edge transistors of at least two different types, and corresponding IC |
US5818748A (en) | 1995-11-21 | 1998-10-06 | International Business Machines Corporation | Chip function separation onto separate stacked chips |
US6131140A (en) | 1995-12-22 | 2000-10-10 | Cypress Semiconductor Corp. | Integrated cache memory with system control logic and adaptation of RAM bus to a cache pinout |
US5889694A (en) | 1996-03-05 | 1999-03-30 | Shepard; Daniel R. | Dual-addressed rectifier storage device |
US5835396A (en) | 1996-10-17 | 1998-11-10 | Zhang; Guobiao | Three-dimensional read-only memory |
US5812418A (en) | 1996-10-31 | 1998-09-22 | International Business Machines Corporation | Cache sub-array method and apparatus for use in microprocessor integrated circuits |
US5915167A (en) | 1997-04-04 | 1999-06-22 | Elm Technology Corporation | Three dimensional structure memory |
EP0890985B1 (en) | 1997-07-08 | 2005-11-02 | STMicroelectronics S.r.l. | Array of electrically programmable non-volatile semiconductor memory cells comprising ROM memory cells |
US6263398B1 (en) | 1998-02-10 | 2001-07-17 | Ramtron International Corporation | Integrated circuit memory device incorporating a non-volatile memory array and a relatively faster access time memory cache |
US5911104A (en) | 1998-02-20 | 1999-06-08 | Texas Instruments Incorporated | Integrated circuit combining high frequency bipolar and high power CMOS transistors |
US6207991B1 (en) | 1998-03-20 | 2001-03-27 | Cypress Semiconductor Corp. | Integrated non-volatile and CMOS memories having substantially the same thickness gates and methods of forming the same |
US6124157A (en) | 1998-03-20 | 2000-09-26 | Cypress Semiconductor Corp. | Integrated non-volatile and random access memory and method of forming the same |
JP3104686B2 (en) | 1998-08-25 | 2000-10-30 | 日本電気株式会社 | Integrated circuit device |
JP3374967B2 (en) | 1998-10-26 | 2003-02-10 | 日本電気株式会社 | Semiconductor integrated circuit |
US6034882A (en) | 1998-11-16 | 2000-03-07 | Matrix Semiconductor, Inc. | Vertically stacked field programmable nonvolatile memory and method of fabrication |
US6266272B1 (en) | 1999-07-30 | 2001-07-24 | International Business Machines Corporation | Partially non-volatile dynamic random access memory formed by a plurality of single transistor cells used as DRAM cells and EPROM cells |
US6420215B1 (en) * | 2000-04-28 | 2002-07-16 | Matrix Semiconductor, Inc. | Three-dimensional memory array and method of fabrication |
US6259398B1 (en) * | 2000-05-19 | 2001-07-10 | Sri International | Multi-valued variable ambiguity resolution for satellite navigation signal carrier wave path length determination |
US6424581B1 (en) * | 2000-08-14 | 2002-07-23 | Matrix Semiconductor, Inc. | Write-once memory array controller, system, and method |
US6545891B1 (en) * | 2000-08-14 | 2003-04-08 | Matrix Semiconductor, Inc. | Modular memory device |
-
2002
- 2002-06-27 US US10/184,578 patent/US6768661B2/en not_active Expired - Lifetime
-
2003
- 2003-06-20 AU AU2003245588A patent/AU2003245588A1/en not_active Abandoned
- 2003-06-20 WO PCT/US2003/019382 patent/WO2004003929A1/en not_active Application Discontinuation
-
2004
- 2004-03-29 US US10/813,455 patent/US6839262B2/en not_active Expired - Lifetime
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6515888B2 (en) * | 2000-08-14 | 2003-02-04 | Matrix Semiconductor, Inc. | Low cost three-dimensional memory array |
US6324093B1 (en) * | 2000-09-15 | 2001-11-27 | Hewlett-Packard Company | Write-once thin-film memory |
US6515923B1 (en) * | 2001-02-02 | 2003-02-04 | Matrix Semiconductor, Inc. | Memory array organization and related test method particularly well suited for integrated circuits having write-once memory arrays |
US6545898B1 (en) * | 2001-03-21 | 2003-04-08 | Silicon Valley Bank | Method and apparatus for writing memory arrays using external source of high programming voltage |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7404998B2 (en) * | 2003-06-24 | 2008-07-29 | Sony Corporation | Synthetic resin card and method of producing the same |
Also Published As
Publication number | Publication date |
---|---|
US20040184296A1 (en) | 2004-09-23 |
US6768661B2 (en) | 2004-07-27 |
US20040001348A1 (en) | 2004-01-01 |
US6839262B2 (en) | 2005-01-04 |
AU2003245588A1 (en) | 2004-01-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6768661B2 (en) | Multiple-mode memory and method for forming same | |
US11398493B2 (en) | Arrays of memory cells including pairs of memory cells having respective charge storage nodes between respective access lines | |
US5717635A (en) | High density EEPROM for solid state file | |
US8890233B2 (en) | 3D memory array with improved SSL and BL contact layout | |
US5654917A (en) | Process for making and programming a flash memory array | |
US8143667B2 (en) | Semiconductor device having non-volatile memory and method of fabricating the same | |
KR101136140B1 (en) | Bitline implant utilizing dual poly | |
US6653190B1 (en) | Flash memory with controlled wordline width | |
KR100987505B1 (en) | Memory wordline hard mask extension | |
KR101135715B1 (en) | Pocket implant for complementary bit disturb improvement and charging improvement of sonos memory cell | |
US5753525A (en) | Method of making EEPROM cell with improved coupling ratio | |
US20180315794A1 (en) | Methods and apparatus for three-dimensional nonvolatile memory | |
EP1493185B1 (en) | Memory manufacturing process with bitline isolation | |
US20070161162A1 (en) | Three-dimensional TFT nanocrystal memory device | |
TW200834890A (en) | Barrier region for memory devices | |
US20180166559A1 (en) | Methods and apparatus for three-dimensional nonvolatile memory | |
US6620717B1 (en) | Memory with disposable ARC for wordline formation | |
US20190034125A1 (en) | Methods and apparatus for three-dimensional nonvolatile memory | |
US9613971B2 (en) | Select gates with central open areas | |
US6720133B1 (en) | Memory manufacturing process using disposable ARC for wordline formation | |
US20180286920A1 (en) | Methods and apparatus for three-dimensional nonvolatile memory | |
US9443862B1 (en) | Select gates with select gate dielectric first | |
US6723605B1 (en) | Method for manufacturing memory with high conductivity bitline and shallow trench isolation integration | |
JPH04350969A (en) | Semiconductor nonvolatile storage device and rewriting method thereof | |
KR20040006433A (en) | Method for fabrication of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: JP |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: JP |