WO2004043850A2 - An integrated structure and method for fabricating the same - Google Patents

An integrated structure and method for fabricating the same Download PDF

Info

Publication number
WO2004043850A2
WO2004043850A2 PCT/GB2003/004829 GB0304829W WO2004043850A2 WO 2004043850 A2 WO2004043850 A2 WO 2004043850A2 GB 0304829 W GB0304829 W GB 0304829W WO 2004043850 A2 WO2004043850 A2 WO 2004043850A2
Authority
WO
WIPO (PCT)
Prior art keywords
mems
chip
layer
forming
conductor
Prior art date
Application number
PCT/GB2003/004829
Other languages
French (fr)
Other versions
WO2004043850A3 (en
Inventor
Bernhard Pogge
Michel Despont
Ute Drechsler
Chandrika Prasad
Peter Vettiger
Roy Yu
Original Assignee
International Business Machines Corporation
Ibm United Kingdom Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corporation, Ibm United Kingdom Limited filed Critical International Business Machines Corporation
Priority to EP03811019A priority Critical patent/EP1578686A2/en
Priority to AU2003301975A priority patent/AU2003301975A1/en
Priority to JP2004550791A priority patent/JP4726489B2/en
Publication of WO2004043850A2 publication Critical patent/WO2004043850A2/en
Publication of WO2004043850A3 publication Critical patent/WO2004043850A3/en

Links

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C3/00—Assembling of devices or systems from individually processed components
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
    • B81C1/00222—Integrating an electronic processing unit with a micromechanical structure
    • B81C1/00238—Joining a substrate with an electronic processing unit and a substrate with a micromechanical structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
    • H01L21/44—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/38 - H01L21/428
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B2203/00—Basic microelectromechanical structures
    • B81B2203/03—Static structures
    • B81B2203/0307—Anchors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation

Definitions

  • the present invention relates to an integrated structure including a micro-electromechanical system (MEMS) and a chip for delivery signls to the MEMS.
  • MEMS micro-electromechanical system
  • MEMS micro-electromechanical systems
  • NEMS nano-electromechanical systems
  • FIG. 1A cross-section view
  • Figure IB plane view
  • the MEMS chip 1 typically of silicon
  • FIG. 1A the cantilever structure 10 is formed on a layer at the surface of chip 1, and a cavity is then etched in the bulk silicon behind cantilever 10.
  • Applying electrical power via the through connection 15 causes a temperature increase in the heater and tip, which is in contact with storage medium 12 (typically a thin polymer film on a silicon substrate) .
  • storage medium 12 typically a thin polymer film on a silicon substrate
  • the combination of tip pressure on the storage medium and the tip heating causes the tip to create an indentation in the storage medium, thereby realizing thermomechanical data writing with very high bit areal densities.
  • a conventional 2-dimensional arrangement for controlling the MEMS chip 1 is shown schematically in Figure 2.
  • the MEMS chip 1 which includes a large number of individual cells, is electrically controlled by multiplex drivers 2 having conventional wirebonding connections to the edge of chip 1.
  • multiplex drivers 2 having conventional wirebonding connections to the edge of chip 1.
  • the present invention provides a method for integrating a chip having a icromechanical device and a chip having an electronic device.
  • the present invention provides a method for vertical integration of a chip and a MEMS where the MEMS may make contact with a surface (such as the surface of a film serving as a storage device) and have mechanical motion with respect to that surface in the vertical direction.
  • a method for fabricating an integrated structure including a micro-electromechanical system (MEMS) and a chip for delivering signals to the MEMS.
  • MEMS micro-electromechanical system
  • the MEMS is formed on a substrate, and has an anchor portion by which it is connected to the substrate.
  • the MEMS is a cantilever which overhangs a cavity in the substrate, and is anchored to the substrate at the anchor portion.
  • a conductor is formed which extends from the anchor portion of the MEMS through the MEMS substrate.
  • the chip is attached to the MEMS substrate in a direction normal to the substrate surface, so as to make a conductive path from the chip to the MEMS.
  • the chip may be attached by forming a C4 metal pad on the chip, aligning the C4 metal pad to the conductor, and then bonding the C4 metal to the conductor.
  • the step of attaching the chip further comprises forming a metal stud on the chip, aligning the stud to the conductor; and bonding the stud to the conductor.
  • the step of attaching the chip further comprises forming one of a metal stud and a metal pad on the chip; forming the other of the metal stud and the metal pad in contact with the conductor; aligning the stud to the pad; and bonding the stud to the pad.
  • the MEMS is formed so as to have a tip extending in the direction normal to said surface. More preferably, the method further comprises the step of providing a storage medium layer in contact with the tip, wherein said layer comprises a storage medium for storing data in accordance with indentations made therein by the tip. Still more preferably, the step of forming the MEMS further comprises : forming a cantilever structure having one end at the anchor portion and another end having a tip extending in the direction normal to the surface; and forming a cavity in the substrate in a portion thereof underlying the cantilever.
  • the step of forming the conductor further comprises: forming a via in the substrate; depositing metal in the via; attaching a carrier plate to the MEMS substrate; thinning the MEMS substrate at a backside surface thereof to expose the metal; and forming a metal pad at the backside surface in contact with the metal in the via.
  • the carrier plate is transparent to ablating radiation
  • said step of attaching the chip further comprises exposing the plate to ablating radiation, thereby detaching the plate.
  • said step of forming the conductor includes coating a backside surface of the MEMS substrate with a first polyimide layer, forming an opening in the first polyimide layer to expose the conductor, and forming one of the metal stud and the metal pad in contact with the conductor, and said step of attaching the chip includes coating the chip with a second polyimide layer, forming an opening in the second polyimide layer in which the other of the metal stud and the metal pad is formed, and performing a lamination process to bond the first polyimide layer and the second polyimide layer.
  • the method comprises the step of, subsequent to said lamination process formation of the MEMS is completed, including forming a cavity in the MEMS substrate so that the MEMS has a cantilever structure.
  • the MEMS substrate be thinned before the chip is attached; this may conveniently be done by first attaching a carrier plate, and then removing the carrier plate after the attaching process is complete.
  • a method for fabricating an integrated structure including a micro-electromechanical system (MEMS) and a chip for delivering signals to the MEMS.
  • the MEMS is formed on the substrate and has an anchor portion with an opening therein, and a conductor is formed in the opening of the anchor portion.
  • the MEMS substrate is then removed, thereby exposing an underside of the MEMS and the conductor.
  • the chip is then attached to the anchor portion of the MEMS in a direction normal to the substrate surface, so as to make a conductive path from the chip to the MEMS .
  • it is convenient to deposit a layer overlying the MEMS, and to attach a carrier plate thereto; the carrier plate is removed after the MEMS and the chip are attached.
  • the connection between the chip and the MEMS is through a metal stud formed on the chip, in an opening in a layer overlying the chip.
  • the underside of the MEMS is thus spaced from the chip by a distance corresponding to the thickness of that layer.
  • the method further comprises the steps of: depositing a second layer on the chip; forming an opening in the second layer; and forming a metal stud in the opening in the second layer, and wherein said attaching step further comprises aligning the metal stud to the conductor at the underside of the MEMS; and performing a lamination process to bond the MEMS to the second layer.
  • the method further comprises the steps of: depositing a second layer on the chip; forming an opening in the second layer; forming a metal pad in the opening in the second layer; and forming a metal stud on the underside of the MEMS in contact with the conductor, and wherein said attaching step further comprises aligning the stud to the pad; and performing a lamination process to bond the MEMS to the second layer.
  • the carrier plate is transparent to ablating radiation
  • the method further comprises the steps of: exposing the carrier plate to ablating radiation, thereby detaching the carrier plate from the first layer; and removing the first layer, after said step of attaching the chip.
  • said step of forming the MEMS further comprises forming a cantilever structure having one end at the anchor portion and another end having a tip extending in the direction normal to the surface, and wherein the cantilever is spaced from the chip by a distance corresponding to a thickness of the second layer. More suitably, said step of forming the MEMS further comprises forming a cantilever structure having one end at the anchor portion and another end having a tip extending in the direction normal to the surface, and wherein the cantilever is spaced from the chip by a distance corresponding to a thickness of the second layer.
  • the present invention provides a vertically integrated structure in which a micro-electromechanical system (MEMS) and a chip for delivering signals to the MEMS are connected.
  • the structure includes a layer overlying a portion of the chip and having an opening therein; the MEMS having an anchor portion and an end portion extending horizontally therefrom, the anchor portion being attached to the layer and including a conductor aligned to the opening, a metal stud in the opening, the stud contacting the chip and the conductor, and wherein the MEMS is spaced from the chip by a distance corresponding to a thickness of the layer.
  • the MEMS comprises a cantilever structure and the end portion includes a tip extending in the vertical direction. More preferably, the structure further comprises a layer extending horizontally and spaced from the chip in the vertical direction, said layer being in contact with the tip.
  • Figure 1A is a schematic cross-sectional view of a cell of a MEMS chip used for data storage.
  • Figure IB is a plan view of the cell of Figure 1A.
  • Figure 2 is a schematic view of a conventional 2-dimensional arrangement for connecting a MEMS chip to driver chips .
  • Figure 3 is a cross-sectional view of a completed 3-dimensional integrated MEMS/CMOS device where the connection between MEMS and CMOS chips is realized using C4 technology.
  • Figure 4 is a cross-sectional view of a completed 3-dimensional integrated MEMS/CMOS device where the connection between MEMS and CMOS chips is realized using vertical stud/via connections .
  • Figures 5A-5F illustrate steps in the fabrication of a MEMS chip having through- wafer connections, in accordance with an embodiment of the invention.
  • Figures 6A-6C illustrate further steps in the fabrication of a MEMS chip, following the steps shown in Figures 5A-5F.
  • Figures 7A-7C illustrate an alternative to the process of Figures 6A-6C in fabricating a MEMS chip.
  • Figures 8A-8C illustrate steps in the 3-dimensional integration of a MEMS chip and a CMOS chip, using C4 connections.
  • Figures 9A-9D illustrate steps in the 3-dimensional integration of a MEMS chip and a CMOS chip, using stud/via connections.
  • Figures 9E-9G illustrate steps in the 3-dimensional integration of a MEMS chip and a CMOS chip, using an alternative stud/via connection process.
  • FIGS 10A-10G illustrate steps in the 3-dimensional integration of MEMS devices with a CMOS chip, in accordance with another embodiment of the invention.
  • FIG 3 illustrates an embodiment of the invention wherein a memory storage device includes 3-dimensional integration of a MEMS chip 1 and a CMOS chip 2 , and where the connections between the chips are made using C4 technology.
  • the MEMS chip has an array of cantilevers 10 aligned to an array of C4 solder bumps 30 on the CMOS chip.
  • the cantilevers 10 on the MEMS chip make contact with the storage medium 12. Movement of the cantilevers is controlled by the CMOS chip; connection between an individual cantilever and the CMOS chip is through an electrical pathway which includes interconnect 15 through the MEMS chip, pad 33 formed on a polyimide layer 31 on the backside of the MEMS chip, and the C4 solder bump 30.
  • the solder bump is connected to a pad, not shown, formed on a polyimide layer 32 on the CMOS chip 2.
  • FIG 4 illustrates another embodiment of the invention, wherein a memory storage device is fabricated by integrating a MEMS chip 1 and a CMOS chip 2 using vertical stud/via connections.
  • the MEMS chip has an interconnect 15 through the chip and a coating 16 of polyimide on the backside of the chip; electrical contact to the MEMS chip is through pads 17 formed in openings in the polyimide coating.
  • the CMOS chip 2 also has a polyimide coating 23 on the backside thereof, with openings to match the locations of pads 17.
  • the CMOS chip has studs 21 in those openings, with solder 22 providing a conductive connection between the pads 17 and the studs.
  • the polyimide layers 16, 23 on the MEMS chip and CMOS chip are in mechanical contact, so that the chips are both physically and electrically integrated.
  • MEMS cantilever structure is an example only, and that the invention is applicable to a variety of micro-electromechanical devices.
  • a MEMS chip having an array of silicon cantilevers is prepared as shown in Figures 5A-5F.
  • Figure 5A shows a silicon-on-insulator (SOI) wafer having a buried oxide (BOX) layer 52 on bulk silicon 51, silicon layer 53 overlying the BOX, and a thermal oxide layer 54.
  • Typical thicknesses of layers 52-54 are 400 nm, 4 1m and 500 nm respectively.
  • Oxide layer 54 is then masked and etched so that only a portion 54a remains, which in turn serves as a mask for etching of silicon layer 53 (see Figure 5B) .
  • the masked portion of the silicon layer is processed later to form the nanometer-scale tip.
  • a deep via opening 55 is then etched into the substrate 51; the dimensions of this via are in accordance with available lithography and the design of the MEMS cell ( Figure 5C) .
  • a thermal oxide layer 56 is then grown on silicon layer 53 and on the side wall of opening 55.
  • the small unetched portion of layer 53 is partially consumed in the oxidation process, which has the effect of sharpening the silicon to a tip 53t ( Figure 5D) .
  • Layers 53 and 56 are then etched to form the cantilever structure including the heater, with the tip 53t still protected by oxide ( Figure 5E) .
  • the etched via opening 55 is then filled with metal 57 which will form the through- connection.
  • a contact pad 58 is then deposited over the top of the via and on the adjacent silicon, at the end of the cantilever opposite the tip.
  • Another oxide layer 59 (preferably low-temperature oxide) is deposited as a blanket layer, and an opening 60 is then etched down to the surface of substrate 51 (see Figure 5F) .
  • the MEMS structure is ready to have the cavity etched in the substrate (thereby releasing the cantilever tip end from the substrate) , and to be thinned in preparation for joining to the CMOS device.
  • These steps may be performed in two different ways, as shown in Figures 6A-6C and 7A-7C respectively.
  • Figure 6A shows the structure of Figure 5F first covered by a polyimide layer 61 and then having a carrier plate 62 bonded to the polyimide.
  • the carrier plate is used to facilitate handling of the MEMS substrate after the substrate is thinned. It is preferable that the carrier be transparent to ablating radiation (e.g. a glass wafer) so that it can be conveniently removed afterwards.
  • the MEMS substrate is then thinned in a grinding or polishing operation, so that the electrical through-connec ion is exposed on the backside surface 51b of the substrate ( Figure 6B) .
  • a polyimide layer 63 is then deposited on the backside of the substrate, and has openings 64 formed therein to expose the metallization 57.
  • Metal pads 65 are then formed in the openings to contact metal 57 and complete the through-connection ( Figure 6C) .
  • the cavity etch is performed through opening 60 after the carrier 62 and polyimide layer 61 are removed. This structure is suitable for integration with a CMOS chip using stud/via connections, as described in more detail below.
  • Figure 7A shows the structure of Figure 5F, after the cavity etch is performed in the substrate 51 (using cavity opening 60 and layer 59 as a mask) .
  • the oxide layer 59 and BOX layer 52 are then etched; in particular, BOX layer 52 is etched at its underside through cavity 70, so that the remaining portion of silicon layer 53 becomes a cantilever overhanging cavity 70 ( Figure 7B) .
  • the top surface of the MEMS structure (including the cavity) is then covered with a polyimide layer 71, and a carrier plate 72 is bonded thereto.
  • the carrier plate is preferably transparent (e.g. a glass wafer) . After the carrier is attached, the substrate is thinned so that metal 57 is exposed on the backside surface 51b of the substrate.
  • This backside surface is then coated with a polyimide layer 73, which has openings 74 formed therein; metal pads 75 are formed in the openings to contact metal 57 ( Figure 7C) .
  • This MEMS structure is suitable for integration with a CMOS device using C4 connections, as follows. MEMS/CMOS integration using C4
  • CMOS substrate 81 is shown with a metal pad 82 on the surface thereof and a polyimide layer 83 overlying the substrate surface.
  • a C4 connection is prepared by forming an opening in the polyimide layer 83 to expose pad 82, depositing a seed layer 84 in the opening, and plating C4 metal through a mask. The mask and excess seed layer are then removed, and a reflow process is performed to yield the C4 bonding pad 85.
  • the MEMS chip (shown with the cavity 70 already formed, in accordance with Figure 7C) is then aligned to the CMOS chip (using carrier 72) and bonded to the C4 pads. Specifically, pad 75 on the backside of the MEMS chip is bonded to the C4 pad 85, so that an electrical and thermal through-connection is made from the CMOS chip through the MEMS chip and to the cantilever structure (see Figure 8B) . Details of the C4 bonding process are known in the art .
  • the carrier 72 is then detached from polyimide layer 71 (preferably by laser ablation of the interface between the carrier and polyimide layer 71) and removed from the front side of the MEMS chip.
  • Polyimide layer 71 is then removed, yielding the structure shown in Figure 8C. It should be noted that in this embodiment, there is a gap 88 between opposite polyimide layers 73 and 83 on the MEMS and CMOS chips respectively.
  • Figure 9A shows a CMOS substrate 91, with electronic devices assumed to be already fabricated therein.
  • Wiring connections 92 to the top surface of substrate 91 are shown in Figure 9A.
  • the substrate is covered by a polyimide layer 93, with openings formed therein to make connection to the CMOS devices .
  • the openings are preferably tapered to facilitate alignment to the MEMS chip.
  • Studs 94 are built in the openings, making electrical contact with wiring 92.
  • the studs are capped with solder 95 for making connection to the metal pads on the MEMS chip.
  • FIG 9B shows the MEMS chip (processed in accordance with Figure 6C) aligned and bonded to the CMOS chip. With presently available techniques, this alignment may be performed accurately to less than 1 l .
  • Polyimide layer 63 on the backside of the MEMS chip is brought into contact with polyimide layer 93 on the CMOS chip.
  • Bonding pad 65 on the MEMS chip, which is in contact with the metallized via 57, is aligned to the stud 94.
  • a high-temperature lamination process is then performed in which solder 95 is caused to flow, filling the opening in the polyimide layer and bonding to pad 65.
  • the opposing polyimide layers 63, 93 are in contact with no gap between the chips.
  • One or both of polyimide layers 63, 93 may be coated with an adhesive before the lamination process is performed.
  • the carrier 62 is removed from polyimide layer 61, preferably by laser ablation.
  • Polyimide layer 61 is then removed to expose the cavity etch opening 60.
  • the cavity etch processes are then performed to remove silicon from behind the cantilever structure ( Figure 9C) ; oxide layers 52, 56, 59 are then etched to expose the cantilever and cantilever tip.
  • the completed MEMS/CMOS integrated structure is shown in Figure 9D.
  • FIG. 9E-9G An alternative stud/via connection process is shown in Figures 9E-9G.
  • the studs are located on the MEMS chip instead of CMOS chip.
  • the backside of the MEMS substrate (shown here processed as in Figure 6B) is covered by a polyimide layer 96 and has openings formed therein. Studs 97 are then built in the openings and capped with solder 98 for making connection to the CMOS chip.
  • the CMOS chip 91 has a polyimide layer 121 formed thereon, with openings for- making electrical connections to the CMOS devices. Bonding pads 99 are formed in these openings, making electrical contact with wiring 92 ( Figure 9F; compare Figure 9A) .
  • the MEMS chip and CMOS chip are then brought into contact with pad 99 aligned to stud 97, as shown in Figure 9G (compare Figure 9B) .
  • a high-temperature lamination process is performed as described above, so that solder 98 bonds to pad 99.
  • One or both of polyimide layers 96, 121 may be coated with an adhesive before the lamination process is performed. After the bonding process, processing of the MEMS/CMOS integrated structure is completed as described above.
  • the above-described processes yield a 3- dimensional integrated MEMS/CMOS structure in which electrical signals travel in the z- direction through the MEMS chip (that is, in the same direction in which the cantilever tip is actuated) .
  • electrical and thermal contact is made from the CMOS chip directly to the cantilever, without a through-wafer connection.
  • the cantilever structure is anchored to a stud/via arrangement directly connected to the CMOS chip. Fabrication of the cantilever begins with an SOI wafer as previously discussed with reference to Figure 5A.
  • the oxide layer 54 is masked and etched so that portions 54a and 54b remain, as shown in Figure 10A; the underlying silicon layer 53 is then etched. The unetched silicon areas are then processed to form the cantilever tip and anchor ends.
  • the cantilever tip 53t is sharpened by thermal oxidation of the silicon layer 53; the silicon layer is then patterned to form the cantilever, as shown in Figure 10B.
  • the anchor portion 100 of the cantilever has a via opening 101 formed therein, so that a portion of the underlying BOX layer 52 is exposed.
  • a metal layer 102 is then formed in the via opening.
  • This structure is then coated with a polyimide layer 103, and a carrier plate 104 is attached thereto (see Figure 10C) .
  • the silicon substrate 51 is then removed by a grinding, polishing, wet etch or plasma etch process.
  • the BOX layer 52 is also removed, by either a wet etch or plasma etch process.
  • the resulting structure is shown in Figure 10D.
  • the CMOS chip is prepared as shown in Figure 10E.
  • the CMOS substrate 105 has electronic devices formed therein with wiring connections at the surface of the substrate.
  • An inorganic layer 106 1 lm to 2 1m thick, is deposited on the substrate surface and patterned to form a structure having an opening exposing the wiring connection.
  • a stud 107 is formed in the opening with solder 108 on top of the stud (as discussed above with reference to Figure 9A) .
  • the MEMS chip and CMOS chip are then brought into alignment, with the anchor portion 100 of the cantilever contacting the top surface 106a of the patterned inorganic layer 106.
  • a high-temperature lamination process is then performed in which the solder 108 is caused to flow, thereby establishing electrical and thermal contact between stud 107 and the metal pad 102 in the anchor portion 100 of the cantilever.
  • the resulting structure is shown in Figure 10F.
  • the carrier plate 104 is then detached from the polyimide layer 103 (preferably by laser ablation, as discussed previously) and removed. Finally, the polyimide layer 103 is stripped away, preferably with a plasma process.
  • the result of this process is an integrated structure where an array of separate MEMS devices are connected in the z-direction to a CMOS chip, without the need for through-connections in a MEMS substrate.
  • a spacing 110 is established between the chip and the cantilever in accordance with the thickness of layer 106.

Abstract

A vertically integrated structure includes a micro-electromechanical system (MEMS) and a chip for delivering signals to the MEMS. The MEMS has an anchor portion having a conductor therethrough, by which it is connected to a substrate. The chip is attached to the MEMS substrate in a direction normal to the substrate surface, so as to make a conductive path from the chip to the MEMS. The chip may be attached by bonding the conductor to C4 metal pads formed on the chip, or by bonding the conductor to metal studs on the chip. The MEMS substrate may be thinned before attachment to the chip, or may be removed from the underside of the MEMS. A temporary carrier plate is used to facilitate handling of the MEMS and alignment to the chip.

Description

AN INTEGRATED STRUCTURE AND METHOD FOR FABRICATING THE SAME
FIELD O THE INVENTION
The present invention relates to an integrated structure including a micro-electromechanical system (MEMS) and a chip for delivery signls to the MEMS.
BACKGROUND OF THE INVENTION
The use of micro-electromechanical systems (MEMS) and nano-electromechanical systems (NEMS) for ultrahigh density data storage- has recently been reported. This approach to data storage utilizes a thermomechanical local probe technique with large arrays of nanometer-scale tips, such as are now used in atomic-force microscope and scanning-tunneling microscope technology. In this technique, a read/write operation is performed by heating a cantilever mechanism, causing a tip to contact a thin film storage medium and either create or detect depressions made therein.
Some details of the design of MEMS structures for data storage have been recently published in IBM J. Res. Develop. 44, 323 (2000) and in Sensors and Actuators 80, 100 (2000).
An individual cantilever cell is shown schematically in Figure 1A (cross-section view) and Figure IB (plan view) . The MEMS chip 1, typically of silicon, is processed to yield a silicon cantilever 10 with a tip 11 and a heater 13. As shown in Figure 1A, the cantilever structure 10 is formed on a layer at the surface of chip 1, and a cavity is then etched in the bulk silicon behind cantilever 10. Applying electrical power via the through connection 15 causes a temperature increase in the heater and tip, which is in contact with storage medium 12 (typically a thin polymer film on a silicon substrate) . The combination of tip pressure on the storage medium and the tip heating causes the tip to create an indentation in the storage medium, thereby realizing thermomechanical data writing with very high bit areal densities.
A conventional 2-dimensional arrangement for controlling the MEMS chip 1 is shown schematically in Figure 2. The MEMS chip 1, which includes a large number of individual cells, is electrically controlled by multiplex drivers 2 having conventional wirebonding connections to the edge of chip 1. There are limitations inherent in the 2- dimensional arrangement of electrical connections. For example, as the number of cells in chip 1 increases, it becomes more difficult to provide electrical isolation between cells; at the same time, higher power is required to address the cell array while the size of individual connections decreases.
Accordingly, there is a need for a 3-dimensional integration scheme in which MEMS devices and their control devices (such as CMOS logic chips) may be interconnected, in order to overcome the electrical limitations of the conventional 2- dimensional configuration.
DISCLOSURE OF THE INVENTION
The present invention provides a method for integrating a chip having a icromechanical device and a chip having an electronic device. In particular, the present invention provides a method for vertical integration of a chip and a MEMS where the MEMS may make contact with a surface (such as the surface of a film serving as a storage device) and have mechanical motion with respect to that surface in the vertical direction.
According to one aspect of the invention, a method is provided for fabricating an integrated structure including a micro-electromechanical system (MEMS) and a chip for delivering signals to the MEMS. The MEMS is formed on a substrate, and has an anchor portion by which it is connected to the substrate. (In one embodiment of the invention, the MEMS is a cantilever which overhangs a cavity in the substrate, and is anchored to the substrate at the anchor portion.) A conductor is formed which extends from the anchor portion of the MEMS through the MEMS substrate. The chip is attached to the MEMS substrate in a direction normal to the substrate surface, so as to make a conductive path from the chip to the MEMS.
In one embodiment, the chip may be attached by forming a C4 metal pad on the chip, aligning the C4 metal pad to the conductor, and then bonding the C4 metal to the conductor. In another embodiment, the step of attaching the chip further comprises forming a metal stud on the chip, aligning the stud to the conductor; and bonding the stud to the conductor. In another embodiment, the step of attaching the chip further comprises forming one of a metal stud and a metal pad on the chip; forming the other of the metal stud and the metal pad in contact with the conductor; aligning the stud to the pad; and bonding the stud to the pad.
Preferably, the MEMS is formed so as to have a tip extending in the direction normal to said surface. More preferably, the method further comprises the step of providing a storage medium layer in contact with the tip, wherein said layer comprises a storage medium for storing data in accordance with indentations made therein by the tip. Still more preferably, the step of forming the MEMS further comprises : forming a cantilever structure having one end at the anchor portion and another end having a tip extending in the direction normal to the surface; and forming a cavity in the substrate in a portion thereof underlying the cantilever.
In a preferred embodiment, the step of forming the conductor further comprises: forming a via in the substrate; depositing metal in the via; attaching a carrier plate to the MEMS substrate; thinning the MEMS substrate at a backside surface thereof to expose the metal; and forming a metal pad at the backside surface in contact with the metal in the via. Preferably, the carrier plate is transparent to ablating radiation, and said step of attaching the chip further comprises exposing the plate to ablating radiation, thereby detaching the plate. More preferably, said step of forming the conductor includes coating a backside surface of the MEMS substrate with a first polyimide layer, forming an opening in the first polyimide layer to expose the conductor, and forming one of the metal stud and the metal pad in contact with the conductor, and said step of attaching the chip includes coating the chip with a second polyimide layer, forming an opening in the second polyimide layer in which the other of the metal stud and the metal pad is formed, and performing a lamination process to bond the first polyimide layer and the second polyimide layer. Still more preferably, the method comprises the step of, subsequent to said lamination process formation of the MEMS is completed, including forming a cavity in the MEMS substrate so that the MEMS has a cantilever structure.
It is preferable that the MEMS substrate be thinned before the chip is attached; this may conveniently be done by first attaching a carrier plate, and then removing the carrier plate after the attaching process is complete.
Preferably, a method is provided for fabricating an integrated structure including a micro-electromechanical system (MEMS) and a chip for delivering signals to the MEMS. In this method, the MEMS is formed on the substrate and has an anchor portion with an opening therein, and a conductor is formed in the opening of the anchor portion. The MEMS substrate is then removed, thereby exposing an underside of the MEMS and the conductor. The chip is then attached to the anchor portion of the MEMS in a direction normal to the substrate surface, so as to make a conductive path from the chip to the MEMS . Before the substrate is removed, it is convenient to deposit a layer overlying the MEMS, and to attach a carrier plate thereto; the carrier plate is removed after the MEMS and the chip are attached. The connection between the chip and the MEMS is through a metal stud formed on the chip, in an opening in a layer overlying the chip. The underside of the MEMS is thus spaced from the chip by a distance corresponding to the thickness of that layer.
In a preferred embodiment, the method further comprises the steps of: depositing a second layer on the chip; forming an opening in the second layer; and forming a metal stud in the opening in the second layer, and wherein said attaching step further comprises aligning the metal stud to the conductor at the underside of the MEMS; and performing a lamination process to bond the MEMS to the second layer. Preferably, the method further comprises the steps of: depositing a second layer on the chip; forming an opening in the second layer; forming a metal pad in the opening in the second layer; and forming a metal stud on the underside of the MEMS in contact with the conductor, and wherein said attaching step further comprises aligning the stud to the pad; and performing a lamination process to bond the MEMS to the second layer. More preferably, the carrier plate is transparent to ablating radiation, and the method further comprises the steps of: exposing the carrier plate to ablating radiation, thereby detaching the carrier plate from the first layer; and removing the first layer, after said step of attaching the chip.
Suitably, said step of forming the MEMS further comprises forming a cantilever structure having one end at the anchor portion and another end having a tip extending in the direction normal to the surface, and wherein the cantilever is spaced from the chip by a distance corresponding to a thickness of the second layer. More suitably, said step of forming the MEMS further comprises forming a cantilever structure having one end at the anchor portion and another end having a tip extending in the direction normal to the surface, and wherein the cantilever is spaced from the chip by a distance corresponding to a thickness of the second layer. According to a second aspect, the present invention provides a vertically integrated structure is provided in which a micro-electromechanical system (MEMS) and a chip for delivering signals to the MEMS are connected. The structure includes a layer overlying a portion of the chip and having an opening therein; the MEMS having an anchor portion and an end portion extending horizontally therefrom, the anchor portion being attached to the layer and including a conductor aligned to the opening, a metal stud in the opening, the stud contacting the chip and the conductor, and wherein the MEMS is spaced from the chip by a distance corresponding to a thickness of the layer.
Preferably, the MEMS comprises a cantilever structure and the end portion includes a tip extending in the vertical direction. More preferably, the structure further comprises a layer extending horizontally and spaced from the chip in the vertical direction, said layer being in contact with the tip.
BRIEF DESCRIPTION OF THE DRAWINGS
The present invention will now be described, by way of example only, with reference to preferred embodiments thereof, as illustrated in the following drawings, in which:
Figure 1A is a schematic cross-sectional view of a cell of a MEMS chip used for data storage.
Figure IB is a plan view of the cell of Figure 1A.
Figure 2 is a schematic view of a conventional 2-dimensional arrangement for connecting a MEMS chip to driver chips .
Figure 3 is a cross-sectional view of a completed 3-dimensional integrated MEMS/CMOS device where the connection between MEMS and CMOS chips is realized using C4 technology.
Figure 4 is a cross-sectional view of a completed 3-dimensional integrated MEMS/CMOS device where the connection between MEMS and CMOS chips is realized using vertical stud/via connections . Figures 5A-5F illustrate steps in the fabrication of a MEMS chip having through- wafer connections, in accordance with an embodiment of the invention.
Figures 6A-6C illustrate further steps in the fabrication of a MEMS chip, following the steps shown in Figures 5A-5F.
Figures 7A-7C illustrate an alternative to the process of Figures 6A-6C in fabricating a MEMS chip.
Figures 8A-8C illustrate steps in the 3-dimensional integration of a MEMS chip and a CMOS chip, using C4 connections.
Figures 9A-9D illustrate steps in the 3-dimensional integration of a MEMS chip and a CMOS chip, using stud/via connections.
Figures 9E-9G illustrate steps in the 3-dimensional integration of a MEMS chip and a CMOS chip, using an alternative stud/via connection process.
Figures 10A-10G illustrate steps in the 3-dimensional integration of MEMS devices with a CMOS chip, in accordance with another embodiment of the invention.
DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
Figure 3 illustrates an embodiment of the invention wherein a memory storage device includes 3-dimensional integration of a MEMS chip 1 and a CMOS chip 2 , and where the connections between the chips are made using C4 technology. The MEMS chip has an array of cantilevers 10 aligned to an array of C4 solder bumps 30 on the CMOS chip. The cantilevers 10 on the MEMS chip make contact with the storage medium 12. Movement of the cantilevers is controlled by the CMOS chip; connection between an individual cantilever and the CMOS chip is through an electrical pathway which includes interconnect 15 through the MEMS chip, pad 33 formed on a polyimide layer 31 on the backside of the MEMS chip, and the C4 solder bump 30. (The solder bump is connected to a pad, not shown, formed on a polyimide layer 32 on the CMOS chip 2. )
Figure 4 illustrates another embodiment of the invention, wherein a memory storage device is fabricated by integrating a MEMS chip 1 and a CMOS chip 2 using vertical stud/via connections. The MEMS chip has an interconnect 15 through the chip and a coating 16 of polyimide on the backside of the chip; electrical contact to the MEMS chip is through pads 17 formed in openings in the polyimide coating. The CMOS chip 2 also has a polyimide coating 23 on the backside thereof, with openings to match the locations of pads 17. The CMOS chip has studs 21 in those openings, with solder 22 providing a conductive connection between the pads 17 and the studs. The polyimide layers 16, 23 on the MEMS chip and CMOS chip are in mechanical contact, so that the chips are both physically and electrically integrated.
Details of the processes for 3-dimensional integration of MEMS and CMOS chips are given below. It will be appreciated that the MEMS cantilever structure is an example only, and that the invention is applicable to a variety of micro-electromechanical devices.
Preparation of MEMS chip
In accordance with an embodiment of the present invention, a MEMS chip having an array of silicon cantilevers is prepared as shown in Figures 5A-5F. Figure 5A shows a silicon-on-insulator (SOI) wafer having a buried oxide (BOX) layer 52 on bulk silicon 51, silicon layer 53 overlying the BOX, and a thermal oxide layer 54. Typical thicknesses of layers 52-54 are 400 nm, 4 1m and 500 nm respectively. Oxide layer 54 is then masked and etched so that only a portion 54a remains, which in turn serves as a mask for etching of silicon layer 53 (see Figure 5B) . The masked portion of the silicon layer is processed later to form the nanometer-scale tip. A deep via opening 55 is then etched into the substrate 51; the dimensions of this via are in accordance with available lithography and the design of the MEMS cell (Figure 5C) .
A thermal oxide layer 56 is then grown on silicon layer 53 and on the side wall of opening 55. The small unetched portion of layer 53 is partially consumed in the oxidation process, which has the effect of sharpening the silicon to a tip 53t (Figure 5D) . Layers 53 and 56 are then etched to form the cantilever structure including the heater, with the tip 53t still protected by oxide (Figure 5E) .
The etched via opening 55 is then filled with metal 57 which will form the through- connection. A contact pad 58 is then deposited over the top of the via and on the adjacent silicon, at the end of the cantilever opposite the tip. Another oxide layer 59 (preferably low-temperature oxide) is deposited as a blanket layer, and an opening 60 is then etched down to the surface of substrate 51 (see Figure 5F) .
At this point the MEMS structure is ready to have the cavity etched in the substrate (thereby releasing the cantilever tip end from the substrate) , and to be thinned in preparation for joining to the CMOS device. These steps may be performed in two different ways, as shown in Figures 6A-6C and 7A-7C respectively.
(1) Figure 6A shows the structure of Figure 5F first covered by a polyimide layer 61 and then having a carrier plate 62 bonded to the polyimide. The carrier plate is used to facilitate handling of the MEMS substrate after the substrate is thinned. It is preferable that the carrier be transparent to ablating radiation (e.g. a glass wafer) so that it can be conveniently removed afterwards. The MEMS substrate is then thinned in a grinding or polishing operation, so that the electrical through-connec ion is exposed on the backside surface 51b of the substrate (Figure 6B) . A polyimide layer 63 is then deposited on the backside of the substrate, and has openings 64 formed therein to expose the metallization 57. Metal pads 65 are then formed in the openings to contact metal 57 and complete the through-connection (Figure 6C) . The cavity etch is performed through opening 60 after the carrier 62 and polyimide layer 61 are removed. This structure is suitable for integration with a CMOS chip using stud/via connections, as described in more detail below.
(2) Figure 7A shows the structure of Figure 5F, after the cavity etch is performed in the substrate 51 (using cavity opening 60 and layer 59 as a mask) . The oxide layer 59 and BOX layer 52 are then etched; in particular, BOX layer 52 is etched at its underside through cavity 70, so that the remaining portion of silicon layer 53 becomes a cantilever overhanging cavity 70 (Figure 7B) . The top surface of the MEMS structure (including the cavity) is then covered with a polyimide layer 71, and a carrier plate 72 is bonded thereto. As noted above, the carrier plate is preferably transparent (e.g. a glass wafer) . After the carrier is attached, the substrate is thinned so that metal 57 is exposed on the backside surface 51b of the substrate. This backside surface is then coated with a polyimide layer 73, which has openings 74 formed therein; metal pads 75 are formed in the openings to contact metal 57 (Figure 7C) . This MEMS structure is suitable for integration with a CMOS device using C4 connections, as follows. MEMS/CMOS integration using C4
A process for MEMS/CMOS integration using C4 connections is shown in Figures 8A-8C. In Figure 8A, CMOS substrate 81 is shown with a metal pad 82 on the surface thereof and a polyimide layer 83 overlying the substrate surface. (It is understood that the electronic devices for controlling the MEMS chip have already been fabricated and are part of the CMOS substrate 81; those CMOS devices will not be discussed in detail.) As understood by those skilled in the art, a C4 connection is prepared by forming an opening in the polyimide layer 83 to expose pad 82, depositing a seed layer 84 in the opening, and plating C4 metal through a mask. The mask and excess seed layer are then removed, and a reflow process is performed to yield the C4 bonding pad 85.
The MEMS chip (shown with the cavity 70 already formed, in accordance with Figure 7C) is then aligned to the CMOS chip (using carrier 72) and bonded to the C4 pads. Specifically, pad 75 on the backside of the MEMS chip is bonded to the C4 pad 85, so that an electrical and thermal through-connection is made from the CMOS chip through the MEMS chip and to the cantilever structure (see Figure 8B) . Details of the C4 bonding process are known in the art .
The carrier 72 is then detached from polyimide layer 71 (preferably by laser ablation of the interface between the carrier and polyimide layer 71) and removed from the front side of the MEMS chip. Polyimide layer 71 is then removed, yielding the structure shown in Figure 8C. It should be noted that in this embodiment, there is a gap 88 between opposite polyimide layers 73 and 83 on the MEMS and CMOS chips respectively.
MEMS/CMOS integration using stud/via connections
Figure 9A shows a CMOS substrate 91, with electronic devices assumed to be already fabricated therein. Wiring connections 92 to the top surface of substrate 91 are shown in Figure 9A. The substrate is covered by a polyimide layer 93, with openings formed therein to make connection to the CMOS devices . As shown in Figure 9A, the openings are preferably tapered to facilitate alignment to the MEMS chip. Studs 94 are built in the openings, making electrical contact with wiring 92. The studs are capped with solder 95 for making connection to the metal pads on the MEMS chip.
Figure 9B shows the MEMS chip (processed in accordance with Figure 6C) aligned and bonded to the CMOS chip. With presently available techniques, this alignment may be performed accurately to less than 1 l . Polyimide layer 63 on the backside of the MEMS chip is brought into contact with polyimide layer 93 on the CMOS chip. Bonding pad 65 on the MEMS chip, which is in contact with the metallized via 57, is aligned to the stud 94. A high-temperature lamination process is then performed in which solder 95 is caused to flow, filling the opening in the polyimide layer and bonding to pad 65. It should be noted that in this embodiment, the opposing polyimide layers 63, 93 are in contact with no gap between the chips. One or both of polyimide layers 63, 93 may be coated with an adhesive before the lamination process is performed.
After the bonding process, the carrier 62 is removed from polyimide layer 61, preferably by laser ablation. Polyimide layer 61 is then removed to expose the cavity etch opening 60. The cavity etch processes are then performed to remove silicon from behind the cantilever structure (Figure 9C) ; oxide layers 52, 56, 59 are then etched to expose the cantilever and cantilever tip. The completed MEMS/CMOS integrated structure is shown in Figure 9D.
An alternative stud/via connection process is shown in Figures 9E-9G. In this process the studs are located on the MEMS chip instead of CMOS chip. As shown in Figure 9E, the backside of the MEMS substrate (shown here processed as in Figure 6B) is covered by a polyimide layer 96 and has openings formed therein. Studs 97 are then built in the openings and capped with solder 98 for making connection to the CMOS chip. The CMOS chip 91 has a polyimide layer 121 formed thereon, with openings for- making electrical connections to the CMOS devices. Bonding pads 99 are formed in these openings, making electrical contact with wiring 92 (Figure 9F; compare Figure 9A) . The MEMS chip and CMOS chip are then brought into contact with pad 99 aligned to stud 97, as shown in Figure 9G (compare Figure 9B) . A high-temperature lamination process is performed as described above, so that solder 98 bonds to pad 99. One or both of polyimide layers 96, 121 may be coated with an adhesive before the lamination process is performed. After the bonding process, processing of the MEMS/CMOS integrated structure is completed as described above.
As shown in Figures 8C, 9D and 9G, the above-described processes yield a 3- dimensional integrated MEMS/CMOS structure in which electrical signals travel in the z- direction through the MEMS chip (that is, in the same direction in which the cantilever tip is actuated) . In another embodiment of the invention, electrical and thermal contact is made from the CMOS chip directly to the cantilever, without a through-wafer connection.
Cantilever/CMOS direct contact
In this embodiment of the invention, the cantilever structure is anchored to a stud/via arrangement directly connected to the CMOS chip. Fabrication of the cantilever begins with an SOI wafer as previously discussed with reference to Figure 5A. The oxide layer 54 is masked and etched so that portions 54a and 54b remain, as shown in Figure 10A; the underlying silicon layer 53 is then etched. The unetched silicon areas are then processed to form the cantilever tip and anchor ends.
The cantilever tip 53t is sharpened by thermal oxidation of the silicon layer 53; the silicon layer is then patterned to form the cantilever, as shown in Figure 10B. In particular, the anchor portion 100 of the cantilever has a via opening 101 formed therein, so that a portion of the underlying BOX layer 52 is exposed. A metal layer 102 is then formed in the via opening. This structure is then coated with a polyimide layer 103, and a carrier plate 104 is attached thereto (see Figure 10C) .
The silicon substrate 51 is then removed by a grinding, polishing, wet etch or plasma etch process. The BOX layer 52 is also removed, by either a wet etch or plasma etch process. The resulting structure is shown in Figure 10D.
The CMOS chip is prepared as shown in Figure 10E. As noted above, it is assumed that the CMOS substrate 105 has electronic devices formed therein with wiring connections at the surface of the substrate. An inorganic layer 106, 1 lm to 2 1m thick, is deposited on the substrate surface and patterned to form a structure having an opening exposing the wiring connection. A stud 107 is formed in the opening with solder 108 on top of the stud (as discussed above with reference to Figure 9A) .
The MEMS chip and CMOS chip are then brought into alignment, with the anchor portion 100 of the cantilever contacting the top surface 106a of the patterned inorganic layer 106. A high-temperature lamination process is then performed in which the solder 108 is caused to flow, thereby establishing electrical and thermal contact between stud 107 and the metal pad 102 in the anchor portion 100 of the cantilever. The resulting structure is shown in Figure 10F. The carrier plate 104 is then detached from the polyimide layer 103 (preferably by laser ablation, as discussed previously) and removed. Finally, the polyimide layer 103 is stripped away, preferably with a plasma process. As shown in Figure 10G, the result of this process is an integrated structure where an array of separate MEMS devices are connected in the z-direction to a CMOS chip, without the need for through-connections in a MEMS substrate. Whereas in the previous embodiments it was necessary to etch a cavity 70 in the substrate to provide a range of vertical motion for the tip, in this embodiment a spacing 110 is established between the chip and the cantilever in accordance with the thickness of layer 106.
While the present invention has been described in terms of specific embodiments, it is evident in view of the foregoing description that numerous alternatives, modifications and variations will be apparent to those skilled in the art. Accordingly, the invention is intended to encompass all such alternatives, modifications and variations which fall within the scope of the invention and the following claims.

Claims

1. A method for fabricating an integrated structure including a micro-electromechanical system (MEMS) and a chip for delivering signals to the MEMS, the method comprising the steps of:
providing a MEMS substrate having a surface;
forming the MEMS to provide an anchor portion therein, the MEMS being connected to the MEMS substrate at the anchor portion;
forming a conductor from the anchor portion of the MEMS through the MEMS substrate; and
attaching the chip to the MEMS substrate in a direction normal to said surface, so as to make a conductive path from the chip to the MEMS.
2. A method according to claim 1, wherein said step of attaching the chip further comprises:
forming a C4 metal pad on the chip;
aligning the C4 metal pad to the conductor; and
bonding the C4 metal to the conductor.
3. A method according to claim 1, wherein said step of attaching the chip further comprises:
forming one of a metal stud and a metal pad on the chip;
forming the other of the metal stud and the metal pad in contact with the conductor;
aligning the stud to the pad; and
bonding the stud to the pad.
4. A method according to claim 3 , wherein
said step of forming the conductor includes coating a backside surface of the MEMS substrate with a first polyimide layer, forming an opening in the first polyimide layer to expose the conductor, and forming one of the metal stud and the metal pad in contact with the conductor, and
said step of attaching the chip includes coating the chip with a second polyimide layer, forming an opening in the second polyimide layer in which the other of the metal stud and the metal pad is formed, and performing a lamination process to bond the first polyimide layer and the second polyimide layer.
5. A method according to claim 4, wherein subsequent to said lamination process formation of the MEMS is completed, including forming a cavity in the MEMS substrate so that the MEMS has a cantilever structure.
6. A method according to any preceding claim, wherein the MEMS is formed so as to have a tip extending in the direction normal to said surface.
7. A method according to claim 6, further comprising the step of providing a storage medium layer in contact with the tip, wherein said layer comprises a storage medium for storing data in accordance with indentations made therein by the tip.
8. A method according to any preceding claim, wherein said step of forming the MEMS further comprises :
forming a cantilever structure having one end at the anchor portion and another end having a tip extending in the direction normal to the surface; and
forming a cavity in the substrate in a portion thereof underlying the cantilever.
9. A method according to claim 1, wherein said step of forming the conductor further comprises :
forming a via in the substrate;
depositing metal in the via;
attaching a carrier plate to the MEMS substrate;
thinning the MEMS substrate at a backside surface thereof to expose the metal; and forming a metal pad at the backside surface in contact with the metal in the via.
10. A method according to claim 9, wherein the carrier plate is transparent to ablating radiation, and said step of attaching the chip further comprises exposing the plate to ablating radiation, thereby detaching the plate.
11. A method according to claim 1 wherein the MEMS has an anchor portion with an opening therein;
forming a conductor in the opening of the anchor portion of the MEMS;
removing the MEMS substrate, thereby exposing an underside of the MEMS and the conductor; and
attaching the chip to the anchor portion of the MEMS in a direction normal to said surface, so as to make a conductive path from the chip to the MEMS.
12. A method according to claim 11, further comprising the steps of:
depositing a first layer overlying the MEMS; and
attaching a carrier plate to the first layer,
prior to said step of removing the MEMS substrate.
13. A method according to claim 12, further comprising the steps of:
depositing a second layer on the chip;
forming an opening in the second layer; and forming a metal stud in the opening in the second layer,
and wherein said attaching step further comprises
aligning the metal stud to the conductor at the underside of the MEMS; and performing a lamination process to bond the MEMS to the second layer.
14. A method according to claim 12 , further comprising the steps of
depositing a second layer on the chip;
forming an opening in the second layer;
forming a metal pad in the opening in the second layer; and
forming a metal stud on the underside of the MEMS in contact with the conductor,
and wherein said attaching step further comprises aligning the stud to the pad; and performing a lamination process to bond the MEMS to the second layer .
15. A method according to claim 12 , wherein the carrier plate is transparent to ablating radiation, and further comprising the steps of:
exposing the carrier plate to ablating radiation, thereby detaching the carrier plate from the first layer; and
removing the first layer,
after said step of attaching the chip.
16. A method according to claim 13, wherein said step of forming the MEMS further comprises forming a cantilever structure having one end at the anchor portion and another end having a tip extending in the direction normal to the surface, and wherein the cantilever is spaced from the chip by a distance corresponding to a thickness of the second layer.
17. A vertically integrated structure connecting a micro-electromechanical system (MEMS) and a chip for delivering signals to the MEMS, the structure comprising:
a layer overlying a portion of the chip and having an opening therein; the MEMS having an anchor portion and an end portion extending horizontally therefrom, the anchor portion being attached to the layer and including a conductor aligned to the opening; and
a metal stud in the opening, the stud contacting the chip and the conductor,
wherein the MEMS is spaced from the chip by a distance corresponding to a thickness of the layer.
18. A vertically integrated structure according to claim 17, further comprising a layer extending horizontally and spaced from the chip in the vertical direction, said layer being in contact with the tip.
PCT/GB2003/004829 2002-11-14 2003-11-07 An integrated structure and method for fabricating the same WO2004043850A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP03811019A EP1578686A2 (en) 2002-11-14 2003-11-07 An integrated structure and method for fabricating the same
AU2003301975A AU2003301975A1 (en) 2002-11-14 2003-11-07 An integrated structure and method for fabricating the same
JP2004550791A JP4726489B2 (en) 2002-11-14 2003-11-07 Manufacturing method of integrated structure

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/294,140 2002-11-14
US10/294,140 US6835589B2 (en) 2002-11-14 2002-11-14 Three-dimensional integrated CMOS-MEMS device and process for making the same

Publications (2)

Publication Number Publication Date
WO2004043850A2 true WO2004043850A2 (en) 2004-05-27
WO2004043850A3 WO2004043850A3 (en) 2005-03-24

Family

ID=32296907

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/GB2003/004829 WO2004043850A2 (en) 2002-11-14 2003-11-07 An integrated structure and method for fabricating the same

Country Status (8)

Country Link
US (2) US6835589B2 (en)
EP (1) EP1578686A2 (en)
JP (1) JP4726489B2 (en)
KR (1) KR20050074512A (en)
CN (1) CN100433292C (en)
AU (1) AU2003301975A1 (en)
TW (1) TWI229888B (en)
WO (1) WO2004043850A2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007307705A (en) * 2006-05-19 2007-11-29 Robert Bosch Gmbh Micro-mechanical element and manufacturing method of micro-mechanical element

Families Citing this family (61)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7233517B2 (en) * 2002-10-15 2007-06-19 Nanochip, Inc. Atomic probes and media for high density data storage
US7354798B2 (en) * 2002-12-20 2008-04-08 International Business Machines Corporation Three-dimensional device fabrication method
JP3849680B2 (en) * 2003-10-06 2006-11-22 セイコーエプソン株式会社 Substrate bonded body manufacturing method, substrate bonded body, electro-optical device manufacturing method, and electro-optical device
US7557433B2 (en) 2004-10-25 2009-07-07 Mccain Joseph H Microelectronic device with integrated energy source
US20050095814A1 (en) * 2003-11-05 2005-05-05 Xu Zhu Ultrathin form factor MEMS microphones and microspeakers
US20050104171A1 (en) * 2003-11-13 2005-05-19 Benson Peter A. Microelectronic devices having conductive complementary structures and methods of manufacturing microelectronic devices having conductive complementary structures
US7410590B2 (en) * 2003-12-19 2008-08-12 Palo Alto Research Center Incorporated Transferable micro spring structure
CN1309040C (en) * 2004-06-29 2007-04-04 北京大学 A method for integrating CMOS circuit and bulk silicon MEMS uniwafer
KR100595523B1 (en) * 2004-07-20 2006-07-03 엘지전자 주식회사 Nano data writing and reading apparatus using cantilever transfer and manufacturing method thereof
US7361581B2 (en) * 2004-11-23 2008-04-22 International Business Machines Corporation High surface area aluminum bond pad for through-wafer connections to an electronic package
US7179674B2 (en) * 2004-12-28 2007-02-20 Stmicroelectronics, Inc. Bi-directional released-beam sensor
CN100446355C (en) * 2005-02-03 2008-12-24 旺矽科技股份有限公司 Micro contact-element and making method
US7352039B2 (en) * 2005-03-24 2008-04-01 Intel Corporation Methods and apparatuses for microelectronic assembly having a material with a variable viscosity around a MEMS device
US7367119B2 (en) * 2005-06-24 2008-05-06 Nanochip, Inc. Method for forming a reinforced tip for a probe storage device
US20070041237A1 (en) * 2005-07-08 2007-02-22 Nanochip, Inc. Media for writing highly resolved domains
US7354788B2 (en) * 2005-06-28 2008-04-08 Intel Corporation Method for processing a MEMS/CMOS cantilever based memory storage device
US20070041238A1 (en) * 2005-07-08 2007-02-22 Nanochip, Inc. High density data storage devices with read/write probes with hollow or reinforced tips
US7863187B2 (en) 2005-09-01 2011-01-04 Micron Technology, Inc. Microfeature workpieces and methods for forming interconnects in microfeature workpieces
TW200739083A (en) * 2005-09-30 2007-10-16 Sv Probe Pte Ltd Cantilever probe structure for a probe card assembly
DE602005025132D1 (en) * 2005-10-27 2011-01-13 Lg Electronics Inc Nanostatenschreib- and reading device with cantilever structure and manufacturing method thereof
US20070125961A1 (en) * 2005-11-17 2007-06-07 Michel Despont Micromechanical system
CN100439234C (en) * 2005-12-29 2008-12-03 中国科学院上海微系统与信息技术研究所 Anchor production method in xenon difluoride gas corrosion process
KR100703043B1 (en) * 2006-09-21 2007-04-09 (주)에이펙스 Probe substrate for test and manufacturing method thereof
US7589009B1 (en) * 2006-10-02 2009-09-15 Newport Fab, Llc Method for fabricating a top conductive layer in a semiconductor die and related structure
CN100397616C (en) * 2006-11-10 2008-06-25 北京大学 Body silicon MEMS and CMOS circuit integrating method capable of removing residual silicon
CN101548465B (en) 2006-12-05 2012-09-05 明锐有限公司 Method and apparatus for MEMS oscillator
US7645701B2 (en) * 2007-05-21 2010-01-12 International Business Machines Corporation Silicon-on-insulator structures for through via in silicon carriers
US8367471B2 (en) 2007-06-15 2013-02-05 Micron Technology, Inc. Semiconductor assemblies, stacked semiconductor devices, and methods of manufacturing semiconductor assemblies and stacked semiconductor devices
US7687297B2 (en) * 2007-06-29 2010-03-30 Intel Corporation Forming a cantilever assembly for vertical and lateral movement
US7677088B2 (en) * 2007-08-28 2010-03-16 Intellectual Properties Partners LLC Cantilever probe and applications of the same
WO2009027528A1 (en) * 2007-08-29 2009-03-05 Interuniversitair Microelektronica Centrum Method for formation of tips
US8201325B2 (en) 2007-11-22 2012-06-19 International Business Machines Corporation Method for producing an integrated device
US7851875B2 (en) * 2008-01-11 2010-12-14 Infineon Technologies Ag MEMS devices and methods of manufacture thereof
KR100867667B1 (en) * 2008-04-18 2008-11-10 주식회사 엔아이씨테크 Microstructure and method manufacturing the same
US8125046B2 (en) 2008-06-04 2012-02-28 Infineon Technologies Ag Micro-electromechanical system devices
US9064717B2 (en) * 2008-09-26 2015-06-23 International Business Machines Corporation Lock and key through-via method for wafer level 3D integration and structures produced thereby
US7855455B2 (en) 2008-09-26 2010-12-21 International Business Machines Corporation Lock and key through-via method for wafer level 3 D integration and structures produced
US8093099B2 (en) * 2008-09-26 2012-01-10 International Business Machines Corporation Lock and key through-via method for wafer level 3D integration and structures produced
US20100105168A1 (en) * 2008-10-29 2010-04-29 Freescale Semiconductor, Inc. Microelecronic assembly and method for forming the same
US7964474B2 (en) * 2008-12-31 2011-06-21 Stmicroelectronics, Inc. Use of field oxidation to simplify chamber fabrication in microfluidic devices
US8354901B1 (en) 2009-02-20 2013-01-15 Rf Micro Devices, Inc. Thermally tolerant anchor configuration for a circular cantilever
US8570122B1 (en) * 2009-05-13 2013-10-29 Rf Micro Devices, Inc. Thermally compensating dieletric anchors for microstructure devices
US8247895B2 (en) 2010-01-08 2012-08-21 International Business Machines Corporation 4D device process and structure
US8330262B2 (en) 2010-02-02 2012-12-11 International Business Machines Corporation Processes for enhanced 3D integration and structures generated using the same
US8323992B2 (en) * 2010-09-09 2012-12-04 Renesas Electronics Corporation Method of manufacturing semiconductor integrated circuit device
US8525168B2 (en) * 2011-07-11 2013-09-03 International Business Machines Corporation Integrated circuit (IC) test probe
JP2013098514A (en) * 2011-11-07 2013-05-20 Seiko Epson Corp Semiconductor device manufacturing method, semiconductor device and electronic apparatus
US9402138B2 (en) 2012-10-12 2016-07-26 Infineon Technologies Ag MEMS device and method of manufacturing a MEMS device
US9123492B2 (en) * 2012-12-19 2015-09-01 International Business Machines Corporation Three-dimensional inter-chip contact through vertical displacement MEMS
US8564076B1 (en) 2013-01-30 2013-10-22 Invensense, Inc. Internal electrical contact for enclosed MEMS devices
US9038269B2 (en) * 2013-04-02 2015-05-26 Xerox Corporation Printhead with nanotips for nanoscale printing and manufacturing
US9105644B2 (en) * 2013-07-23 2015-08-11 Analog Devices, Inc. Apparatus and method for forming alignment features for back side processing of a wafer
DE102014202842B4 (en) * 2014-02-17 2022-10-20 Robert Bosch Gmbh Process for producing a micromechanical component
US9994741B2 (en) 2015-12-13 2018-06-12 International Business Machines Corporation Enhanced adhesive materials and processes for 3D applications
DE102017205360B3 (en) * 2017-03-29 2018-07-19 Te Connectivity Germany Gmbh Electrical contact element and method for producing a brazed, electrically conductive connection with a mating contact by means of a pressed solder body made of brazing material
US10734348B2 (en) * 2018-09-21 2020-08-04 Taiwan Semiconductor Manufacturing Company, Ltd. Bonded semiconductor devices and methods of forming the same
US11255189B2 (en) 2020-05-20 2022-02-22 Halliburton Energy Services, Inc. Methods to characterize subterranean fluid composition and adjust operating conditions using MEMS technology
US11060400B1 (en) 2020-05-20 2021-07-13 Halliburton Energy Services, Inc. Methods to activate downhole tools
US11255191B2 (en) 2020-05-20 2022-02-22 Halliburton Energy Services, Inc. Methods to characterize wellbore fluid composition and provide optimal additive dosing using MEMS technology
JP2023526431A (en) * 2020-05-22 2023-06-21 マジック リープ， インコーポレイテッド Method and system for scanning MEMS cantilever
WO2023154993A1 (en) * 2022-02-18 2023-08-24 The University Of British Columbia Methods of fabricating micro electro-mechanical systems structures

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5534466A (en) * 1995-06-01 1996-07-09 International Business Machines Corporation Method of making area direct transfer multilayer thin film structure
EP1014094A1 (en) * 1998-12-21 2000-06-28 Murata Manufacturing Co., Ltd. A small size electronic part and a method for manufacturing the same, and a method for forming a via hole in the same
WO2002010684A2 (en) * 2000-08-01 2002-02-07 Hrl Laboratories, Llc Three-axes sensor and a method of making same
US6384353B1 (en) * 2000-02-01 2002-05-07 Motorola, Inc. Micro-electromechanical system device
US20020105699A1 (en) * 2001-02-02 2002-08-08 Teravicta Technologies, Inc Integrated optical micro-electromechanical systems and methods of fabricating and operating the same
US20020113321A1 (en) * 2001-02-22 2002-08-22 Oleg Siniaguine Devices having substrates with opening passing through the substrates and conductors in the openings, and methods of manufacture
US20020135062A1 (en) * 2000-04-28 2002-09-26 Stmicroelectronics S.R.I. Process of manufacturing a composite structure for electrically connecting a first body of semiconductor material overlaid by a second body of semiconductor material

Family Cites Families (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0210684A1 (en) 1985-07-31 1987-02-04 MALLINCKRODT, INC.(a Missouri corporation) Composition comprising a radioactive metal compound for radioassaying
US4906840A (en) * 1988-01-27 1990-03-06 The Board Of Trustees Of Leland Stanford Jr., University Integrated scanning tunneling microscope
DE68902141T2 (en) * 1989-08-16 1993-02-25 Ibm METHOD FOR PRODUCING MICROMECHANICAL PROBE FOR AFM / STM PROFILOMETRY AND MICROMECHANICAL PROBE HEAD.
US5347226A (en) * 1992-11-16 1994-09-13 National Semiconductor Corporation Array spreading resistance probe (ASRP) method for profile extraction from semiconductor chips of cellular construction
US5474318B1 (en) * 1993-09-15 1997-12-30 John P Castellano Long-travel rear suspension system for bicycles
US5475318A (en) * 1993-10-29 1995-12-12 Robert B. Marcus Microprobe
US6482013B2 (en) * 1993-11-16 2002-11-19 Formfactor, Inc. Microelectronic spring contact element and electronic component having a plurality of spring contact elements
US6012336A (en) * 1995-09-06 2000-01-11 Sandia Corporation Capacitance pressure sensor
JP3838381B2 (en) * 1995-11-22 2006-10-25 株式会社アドバンテスト Probe card
US5965933A (en) * 1996-05-28 1999-10-12 Young; William R. Semiconductor packaging apparatus
US6087638A (en) * 1997-07-15 2000-07-11 Silverbrook Research Pty Ltd Corrugated MEMS heater structure
US6294101B1 (en) * 1997-07-15 2001-09-25 Silverbrook Research Pty Ltd Method of manufacture of a thermoelastic bend actuator ink jet printer
JP3529596B2 (en) * 1997-08-06 2004-05-24 株式会社東芝 Infrared solid-state imaging device and method of manufacturing the same
US6059982A (en) * 1997-09-30 2000-05-09 International Business Machines Corporation Micro probe assembly and method of fabrication
JP3184493B2 (en) * 1997-10-01 2001-07-09 松下電子工業株式会社 Electronic device manufacturing method
CA2306384A1 (en) * 1997-10-14 1999-04-22 Patterning Technologies Limited Method of forming an electronic device
US6291140B1 (en) * 1998-04-28 2001-09-18 Olaf Ohlsson Low-cost photoplastic cantilever
JPH11320259A (en) 1998-05-15 1999-11-24 Michiko Suzuki Electric discharge machining method and device for performing the same
JP2000068313A (en) * 1998-08-18 2000-03-03 Hitachi Ltd Semiconductor chip and semiconductor device using the same
US6645145B1 (en) * 1998-11-19 2003-11-11 Siemens Medical Solutions Usa, Inc. Diagnostic medical ultrasound systems and transducers utilizing micro-mechanical components
JP2000223446A (en) * 1998-11-27 2000-08-11 Denso Corp Semiconductor device and manufacture thereof
US6255727B1 (en) * 1999-08-03 2001-07-03 Advantest Corp. Contact structure formed by microfabrication process
WO2000073905A2 (en) * 1999-05-27 2000-12-07 Nanonexus, Inc. Test interface for electronic circuits
JP3065611B1 (en) * 1999-05-28 2000-07-17 三菱電機株式会社 Micromirror device and manufacturing method thereof
JP2001091544A (en) * 1999-09-27 2001-04-06 Hitachi Ltd Method for manufacture of semiconductor inspecting device
JP2001091543A (en) * 1999-09-27 2001-04-06 Hitachi Ltd Semiconductor inspecting device
US6250933B1 (en) * 2000-01-20 2001-06-26 Advantest Corp. Contact structure and production method thereof
US6445106B1 (en) * 2000-02-18 2002-09-03 Intel Corporation Micro-electromechanical structure resonator, method of making, and method of using
US6586133B1 (en) * 2000-02-21 2003-07-01 The University Of Tulsa Nano-battery systems
US6483419B1 (en) * 2000-09-12 2002-11-19 3M Innovative Properties Company Combination horizontal and vertical thermal actuator
US6531947B1 (en) * 2000-09-12 2003-03-11 3M Innovative Properties Company Direct acting vertical thermal actuator with controlled bending
US6583411B1 (en) * 2000-09-13 2003-06-24 Europaisches Laboratorium Für Molekularbiologie (Embl) Multiple local probe measuring device and method
US6495905B2 (en) * 2000-11-09 2002-12-17 Texas Instruments Incorporated Nanomechanical switches and circuits
US6473361B1 (en) * 2000-11-10 2002-10-29 Xerox Corporation Electromechanical memory cell
KR100387239B1 (en) * 2001-04-26 2003-06-12 삼성전자주식회사 MEMS Relay and fabricating method thereof
US6448103B1 (en) * 2001-05-30 2002-09-10 Stmicroelectronics, Inc. Method for making an accurate miniature semiconductor resonator
US6930364B2 (en) * 2001-09-13 2005-08-16 Silicon Light Machines Corporation Microelectronic mechanical system and methods
US6692145B2 (en) * 2001-10-31 2004-02-17 Wisconsin Alumni Research Foundation Micromachined scanning thermal probe method and apparatus
AU2002363529A1 (en) * 2001-11-09 2003-05-19 Coventor, Incorporated Micro-scale interconnect device with internal heat spreader and method for fabricating same
US6651325B2 (en) * 2002-02-19 2003-11-25 Industrial Technologies Research Institute Method for forming cantilever beam probe card and probe card formed
US6798029B2 (en) * 2003-05-09 2004-09-28 International Business Machines Corporation Method of fabricating micro-electromechanical switches on CMOS compatible substrates

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5534466A (en) * 1995-06-01 1996-07-09 International Business Machines Corporation Method of making area direct transfer multilayer thin film structure
EP1014094A1 (en) * 1998-12-21 2000-06-28 Murata Manufacturing Co., Ltd. A small size electronic part and a method for manufacturing the same, and a method for forming a via hole in the same
US6384353B1 (en) * 2000-02-01 2002-05-07 Motorola, Inc. Micro-electromechanical system device
US20020135062A1 (en) * 2000-04-28 2002-09-26 Stmicroelectronics S.R.I. Process of manufacturing a composite structure for electrically connecting a first body of semiconductor material overlaid by a second body of semiconductor material
WO2002010684A2 (en) * 2000-08-01 2002-02-07 Hrl Laboratories, Llc Three-axes sensor and a method of making same
US20020105699A1 (en) * 2001-02-02 2002-08-08 Teravicta Technologies, Inc Integrated optical micro-electromechanical systems and methods of fabricating and operating the same
US20020113321A1 (en) * 2001-02-22 2002-08-22 Oleg Siniaguine Devices having substrates with opening passing through the substrates and conductors in the openings, and methods of manufacture

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
VETTIGER P ET AL: "The Millipede-more than one thousand tips for future AFM data storage" IBM JOURNAL OF RESEARCH AND DEVELOPMENT, IBM CORPORATION, ARMONK, US, vol. 44, no. 3, May 2000 (2000-05), pages 323-340, XP002194187 ISSN: 0018-8646 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007307705A (en) * 2006-05-19 2007-11-29 Robert Bosch Gmbh Micro-mechanical element and manufacturing method of micro-mechanical element

Also Published As

Publication number Publication date
CN1711210A (en) 2005-12-21
US7071031B2 (en) 2006-07-04
WO2004043850A3 (en) 2005-03-24
TW200411723A (en) 2004-07-01
US20040097002A1 (en) 2004-05-20
EP1578686A2 (en) 2005-09-28
CN100433292C (en) 2008-11-12
AU2003301975A1 (en) 2004-06-03
JP2006506237A (en) 2006-02-23
KR20050074512A (en) 2005-07-18
US6835589B2 (en) 2004-12-28
JP4726489B2 (en) 2011-07-20
TWI229888B (en) 2005-03-21
US20040097004A1 (en) 2004-05-20

Similar Documents

Publication Publication Date Title
US6835589B2 (en) Three-dimensional integrated CMOS-MEMS device and process for making the same
CN111312697B (en) Three-dimensional stacking integrated structure, multi-chip integrated structure and preparation method thereof
US5380681A (en) Three-dimensional multichip package and methods of fabricating
Despont et al. Wafer-scale microdevice transfer/interconnect: Its application in an AFM-based data-storage system
US7833830B2 (en) 3D interconnect with protruding contacts
TWI231592B (en) Semiconductor device, three-dimensionally mounted semiconductor device, and method of manufacturing semiconductor device
US6548391B1 (en) Method of vertically integrating electric components by means of back contacting
EP1643819A2 (en) Method of manufacturing a substrate with through electrodes
JPH08510360A (en) Manufacturing method for semiconductor device with vertical contact connection
TW200826229A (en) Process for the collective fabrication of 3D electronic modules
JPH10502493A (en) Manufacturing method of three-dimensional circuit device
JP2012506144A (en) Method for making via wiring
JP2012156551A (en) Process for packaging component, and packaged component
CN105655320B (en) Low-cost chip back silicon through hole interconnection structure and preparation method thereof
KR20040083726A (en) Microprobe and Method for Manufacturing the Same Using MEMS and Electroplating Technology
CN115196583A (en) Fan-out type packaging structure and packaging method of MEMS sensor chip and ASIC chip
Feil et al. Ultra thin ICs and MEMS elements: techniques for wafer thinning, stress-free separation, assembly and interconnection
Despont et al. Wafer-scale microdevice transfer/interconnect: From a new integration method to its application in an AFM-based data-storage system
Tanaka et al. Low-cost through-hole electrode interconnection for 3D-SiP using room-temperature bonding
EP1906441A1 (en) Wafer with semiconductor devices and method of manufacturing the same
CN217972597U (en) Fan-out type packaging structure of MEMS sensor chip and ASIC chip
KR100787547B1 (en) Semiconductor device, three-dimensional mounting semiconductor apparatus, method for manufacturing semiconductor device
CN106992126A (en) The method for manufacturing semiconductor packages
CN112201573A (en) Multi-layer wafer bonding method
JPH0576771B2 (en)

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 1020057007487

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2004550791

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 20038A33233

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 2003811019

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1020057007487

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2003811019

Country of ref document: EP

WWR Wipo information: refused in national office

Ref document number: 2003811019

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 2003811019

Country of ref document: EP