WO2004081989A3 - Angled implant for trench isolation - Google Patents

Angled implant for trench isolation Download PDF

Info

Publication number
WO2004081989A3
WO2004081989A3 PCT/US2004/007510 US2004007510W WO2004081989A3 WO 2004081989 A3 WO2004081989 A3 WO 2004081989A3 US 2004007510 W US2004007510 W US 2004007510W WO 2004081989 A3 WO2004081989 A3 WO 2004081989A3
Authority
WO
WIPO (PCT)
Prior art keywords
trench isolation
implant
angled implant
sidewall
implanted region
Prior art date
Application number
PCT/US2004/007510
Other languages
French (fr)
Other versions
WO2004081989A2 (en
Inventor
Howard E Rhodes
Chandra Mouli
Original Assignee
Micron Technology Inc
Howard E Rhodes
Chandra Mouli
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc, Howard E Rhodes, Chandra Mouli filed Critical Micron Technology Inc
Priority to JP2006507102A priority Critical patent/JP2006521697A/en
Priority to EP04720384A priority patent/EP1604403A2/en
Publication of WO2004081989A2 publication Critical patent/WO2004081989A2/en
Publication of WO2004081989A3 publication Critical patent/WO2004081989A3/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26586Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14601Structural or functional details thereof
    • H01L27/1463Pixel isolation structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14643Photodiode arrays; MOS imagers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14683Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
    • H01L27/14689MOS based technologies

Abstract

A trench isolation having a sidewall and bottom implanted region located within a substrate of a first conductivity type is disclosed. The sidewall and bottom implanted region is formed by an angled implant, a 90 degree implant, or a combination of an angled implant and a 90 degree implant, of dopants of the first conductivity type. The sidewall and bottom implanted region located adjacent the trench isolation reduces surface leakage and dark current.
PCT/US2004/007510 2003-03-12 2004-03-12 Angled implant for trench isolation WO2004081989A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2006507102A JP2006521697A (en) 2003-03-12 2004-03-12 Inclined implantation for trench isolation.
EP04720384A EP1604403A2 (en) 2003-03-12 2004-03-12 Angled implant for trench isolation

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/385,844 US6949445B2 (en) 2003-03-12 2003-03-12 Method of forming angled implant for trench isolation
US10/385,844 2003-03-12

Publications (2)

Publication Number Publication Date
WO2004081989A2 WO2004081989A2 (en) 2004-09-23
WO2004081989A3 true WO2004081989A3 (en) 2004-12-23

Family

ID=32961576

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2004/007510 WO2004081989A2 (en) 2003-03-12 2004-03-12 Angled implant for trench isolation

Country Status (6)

Country Link
US (3) US6949445B2 (en)
EP (1) EP1604403A2 (en)
JP (1) JP2006521697A (en)
KR (1) KR100777376B1 (en)
CN (2) CN101521217A (en)
WO (1) WO2004081989A2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1822346B (en) * 2004-12-29 2010-05-05 东部亚南半导体株式会社 Method for forming isolation region in semiconductor device

Families Citing this family (78)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8816443B2 (en) * 2001-10-12 2014-08-26 Quantum Semiconductor Llc Method of fabricating heterojunction photodiodes with CMOS
JP2004165462A (en) * 2002-11-14 2004-06-10 Sony Corp Solid-state imaging device and its manufacturing method
US6949445B2 (en) * 2003-03-12 2005-09-27 Micron Technology, Inc. Method of forming angled implant for trench isolation
KR100477790B1 (en) * 2003-03-13 2005-03-22 매그나칩 반도체 유한회사 Method of manufacturing cmos image sensor
US6897082B2 (en) * 2003-06-16 2005-05-24 Micron Technology, Inc. Method of forming well for CMOS imager
KR100554836B1 (en) * 2003-06-30 2006-03-03 주식회사 하이닉스반도체 Method of manufacturing flash memory device
US7141468B2 (en) * 2003-10-27 2006-11-28 Texas Instruments Incorporated Application of different isolation schemes for logic and embedded memory
KR100619396B1 (en) * 2003-12-31 2006-09-11 동부일렉트로닉스 주식회사 CMOS Image sensor and its fabricating method
US7148525B2 (en) * 2004-01-12 2006-12-12 Micron Technology, Inc. Using high-k dielectrics in isolation structures method, pixel and imager device
US20050158897A1 (en) * 2004-01-21 2005-07-21 Jhy-Jyi Sze Image sensor device and method of fabricating the same
US7154136B2 (en) * 2004-02-20 2006-12-26 Micron Technology, Inc. Isolation structures for preventing photons and carriers from reaching active areas and methods of formation
US7492027B2 (en) * 2004-02-20 2009-02-17 Micron Technology, Inc. Reduced crosstalk sensor and method of formation
JP2005327858A (en) * 2004-05-13 2005-11-24 Matsushita Electric Ind Co Ltd Solid-state imaging device
US7332737B2 (en) * 2004-06-22 2008-02-19 Micron Technology, Inc. Isolation trench geometry for image sensors
JP4974474B2 (en) * 2004-06-22 2012-07-11 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
KR100659382B1 (en) * 2004-08-06 2006-12-19 삼성전자주식회사 Image sensor and method for manufacturing of the same
US7153719B2 (en) * 2004-08-24 2006-12-26 Micron Technology, Inc. Method of fabricating a storage gate pixel design
US7348651B2 (en) * 2004-12-09 2008-03-25 Taiwan Semiconductor Manufacturing Co., Ltd. Pinned photodiode fabricated with shallow trench isolation
US7098067B2 (en) * 2004-12-13 2006-08-29 International Business Machines Corporation Masked sidewall implant for image sensor
KR100672663B1 (en) * 2004-12-28 2007-01-24 동부일렉트로닉스 주식회사 Method for manufacturing of CMOS image sensor
KR100672666B1 (en) * 2004-12-29 2007-01-24 동부일렉트로닉스 주식회사 Method For Fabricating of CMOS Image Sensor
US7241671B2 (en) * 2004-12-29 2007-07-10 Dongbu Electronics Co., Ltd. CMOS image sensor and method for fabricating the same
KR100672708B1 (en) * 2004-12-30 2007-01-22 동부일렉트로닉스 주식회사 Method for manufacturing isolation layer in CMOS image sensor
KR100652343B1 (en) * 2004-12-31 2006-11-30 동부일렉트로닉스 주식회사 Method for maunfacturing the semiconductor device
JP5292628B2 (en) * 2005-04-29 2013-09-18 トリクセル Semiconductor device provided with image sensor and method for manufacturing the same
JP4354931B2 (en) * 2005-05-19 2009-10-28 パナソニック株式会社 Solid-state imaging device and manufacturing method thereof
US7141836B1 (en) * 2005-05-31 2006-11-28 International Business Machines Corporation Pixel sensor having doped isolation structure sidewall
KR100720503B1 (en) * 2005-06-07 2007-05-22 동부일렉트로닉스 주식회사 CMOS image sensor and method for manufacturing the same
US7271025B2 (en) * 2005-07-12 2007-09-18 Micron Technology, Inc. Image sensor with SOI substrate
US20070023796A1 (en) * 2005-07-27 2007-02-01 International Business Machines Corporation Pinning layer for pixel sensor cell and method thereof
KR100748342B1 (en) * 2005-09-14 2007-08-09 매그나칩 반도체 유한회사 Method for manufacturing a cmos image sensor
US7652313B2 (en) * 2005-11-10 2010-01-26 International Business Machines Corporation Deep trench contact and isolation of buried photodetectors
KR100776162B1 (en) * 2005-12-21 2007-11-12 동부일렉트로닉스 주식회사 Method of manufacturing image device having p-type dopants region
KR100724199B1 (en) * 2005-12-28 2007-05-31 동부일렉트로닉스 주식회사 Method for forming shallow trench isolation of soi
KR100731102B1 (en) * 2005-12-29 2007-06-22 동부일렉트로닉스 주식회사 A image sensor and a method for fabricating image sensor
KR100719719B1 (en) * 2006-06-28 2007-05-18 주식회사 하이닉스반도체 Method of manufacturing a semiconductor device
US7531374B2 (en) * 2006-09-07 2009-05-12 United Microelectronics Corp. CMOS image sensor process and structure
US7521278B2 (en) * 2006-10-17 2009-04-21 Eastman Kodak Company Isolation method for low dark current imager
KR100801053B1 (en) * 2006-10-27 2008-02-04 삼성전자주식회사 Method of isolating a device and method of forming an image device using the same
KR100853193B1 (en) * 2007-01-08 2008-08-21 삼성전자주식회사 Semiconductor device and method of forming the same
US8440495B2 (en) 2007-03-06 2013-05-14 Taiwan Semiconductor Manufacturing Company, Ltd. Method for reducing crosstalk in image sensors using implant technology
JP2009065118A (en) * 2007-08-09 2009-03-26 Panasonic Corp Solid-state imaging device
KR100891227B1 (en) * 2007-10-25 2009-04-01 주식회사 동부하이텍 Manufacturing method of semiconductor
KR100935269B1 (en) * 2007-12-27 2010-01-06 주식회사 동부하이텍 Image Sensor and Methof for Manufacturing Thereof
ITTO20080045A1 (en) 2008-01-18 2009-07-19 St Microelectronics Srl PLACE OF PHOTODIODS OPERATING IN GEIGER MODES MUTUALLY INSULATED AND RELATIVE PROCESS OF MANUFACTURING
EP2109143B1 (en) 2008-04-09 2013-05-29 Sony Corporation Solid-state imaging device, production method thereof, and electronic device
JP2009272596A (en) * 2008-04-09 2009-11-19 Sony Corp Solid-state imaging device, method of manufacturing the same, and electronic instrument
JP4759590B2 (en) 2008-05-09 2011-08-31 キヤノン株式会社 Photoelectric conversion device and imaging system using the same
JP2009277722A (en) * 2008-05-12 2009-11-26 Panasonic Corp Solid state imaging device, and method of manufacturing the same
US8815634B2 (en) * 2008-10-31 2014-08-26 Varian Semiconductor Equipment Associates, Inc. Dark currents and reducing defects in image sensors and photovoltaic junctions
US20100133638A1 (en) * 2008-12-01 2010-06-03 Samsung Electronics Co., Ltd. Image sensors and methods of manufacturing the same
US20100148230A1 (en) * 2008-12-11 2010-06-17 Stevens Eric G Trench isolation regions in image sensors
IT1392366B1 (en) * 2008-12-17 2012-02-28 St Microelectronics Rousset OPERATING PHOTODIODO IN GEIGER MODE WITH INTEGRATED AND CONTROLLABLE SUPPRESSION RESISTOR, PHOTODIUM RING AND RELATIVE PROCESS OF PROCESSING
IT1393781B1 (en) * 2009-04-23 2012-05-08 St Microelectronics Rousset OPERATING PHOTODIODO IN GEIGER MODE WITH INTEGRATED AND CONTROLLABLE JFET EFFECT SUPPRESSION RESISTOR, PHOTODIUM RING AND ITS PROCESS OF PROCESSING
JP2011049524A (en) * 2009-07-27 2011-03-10 Sony Corp Solid-state imaging element, and method of manufacturing the same
DE102009035409B4 (en) * 2009-07-31 2013-06-06 Globalfoundries Dresden Module One Llc & Co. Kg Leakage current control in field effect transistors based on an implantation species introduced locally at the STI edge
JP5564874B2 (en) * 2009-09-25 2014-08-06 ソニー株式会社 Solid-state imaging device and electronic apparatus
JP5629450B2 (en) * 2009-10-16 2014-11-19 キヤノン株式会社 Semiconductor device and method for forming semiconductor device
WO2011107832A1 (en) * 2010-03-04 2011-09-09 X-Fab Semiconductor Foundries Ag Manufacturing of a semiconductor device and corresponding semiconductor device
KR101784676B1 (en) 2010-03-08 2017-10-12 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Semiconductor device and manufacturing method thereof
JP5651976B2 (en) * 2010-03-26 2015-01-14 ソニー株式会社 Solid-state imaging device, manufacturing method thereof, and electronic device
IT1399690B1 (en) 2010-03-30 2013-04-26 St Microelectronics Srl AVALANCHE PHOTODIODO OPERATING IN GEIGER MODE WITH HIGH SIGNAL NOISE REPORT AND RELATIVE MANUFACTURING PROCEDURE
CN102651372B (en) * 2011-02-23 2014-11-05 中芯国际集成电路制造(上海)有限公司 Complementary metal oxide semiconductor (CMOS) image sensor and manufacturing method thereof
US9318370B2 (en) * 2011-08-04 2016-04-19 Taiwan Semiconductor Manufacturing Company, Ltd. High-k dielectric liners in shallow trench isolations
US8518764B2 (en) 2011-10-24 2013-08-27 Freescale Semiconductor, Inc. Semiconductor structure having a through substrate via (TSV) and method for forming
TWI447859B (en) * 2012-03-12 2014-08-01 Inotera Memories Inc Shallow trench isolation in dynamic random access memory and manufacturing method thereof
US8969997B2 (en) * 2012-11-14 2015-03-03 Taiwan Semiconductor Manufacturing Company, Ltd. Isolation structures and methods of forming the same
US9516248B2 (en) * 2013-03-15 2016-12-06 Microsoft Technology Licensing, Llc Photosensor having enhanced sensitivity
US20150021668A1 (en) * 2013-07-19 2015-01-22 Stmicroelectronics Sa Photosensitive cell of an image sensor
US9984917B2 (en) * 2014-05-21 2018-05-29 Infineon Technologies Ag Semiconductor device with an interconnect and a method for manufacturing thereof
CN104143558B (en) * 2014-08-15 2018-03-27 北京思比科微电子技术股份有限公司 A kind of image sensor pixel for improving trap capacity and preparation method thereof
US10170517B2 (en) * 2016-12-13 2019-01-01 Taiwan Semiconductor Manufacturing Co., Ltd. Method for forming image sensor device
JP2018110140A (en) * 2016-12-28 2018-07-12 ルネサスエレクトロニクス株式会社 Manufacturing method for semiconductor device
US11387232B2 (en) * 2017-03-23 2022-07-12 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device and manufacturing method thereof
CN109727906B (en) * 2017-10-31 2021-01-05 无锡华润微电子有限公司 Processing method of shallow trench isolation structure of N-type semiconductor component
CN107910343A (en) * 2017-12-11 2018-04-13 上海华力微电子有限公司 Cmos image sensor and its manufacture method
CN109216392A (en) * 2018-09-12 2019-01-15 德淮半导体有限公司 Imaging sensor and forming method thereof
JP2019114797A (en) * 2019-02-20 2019-07-11 株式会社東芝 Solid state image sensor and manufacturing method of the same

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5291049A (en) * 1991-11-29 1994-03-01 Kabushiki Kaisha Toshiba Mosfet with buried element isolation regions
WO1999025018A1 (en) * 1997-11-07 1999-05-20 Advanced Micro Devices, Inc. Semiconductor device having an improved isolation region and process of fabrication thereof
US5960276A (en) * 1998-09-28 1999-09-28 Taiwan Semiconductor Manufacturing Company, Ltd. Using an extra boron implant to improve the NMOS reverse narrow width effect in shallow trench isolation process
EP1028470A2 (en) * 1999-02-09 2000-08-16 Sony Corporation Solid-state image-sensing device and method for producing the same
US6326655B1 (en) * 1998-03-23 2001-12-04 Sony Corporation Solid state imaging device having a gate electrode formed over a potential dip
US20020171097A1 (en) * 2001-05-16 2002-11-21 Chen Zhiliang J. Integrated CMOS structure for gate-controlled buried photodiode

Family Cites Families (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3380276D1 (en) * 1982-09-07 1989-08-31 Minnesota Mining & Mfg Method for coating ophthalmic devices
US5448090A (en) * 1994-08-03 1995-09-05 International Business Machines Corporation Structure for reducing parasitic leakage in a memory array with merged isolation and node trench construction
US5728621A (en) * 1997-04-28 1998-03-17 Chartered Semiconductor Manufacturing Pte Ltd Method for shallow trench isolation
US5801082A (en) * 1997-08-18 1998-09-01 Vanguard International Semiconductor Corporation Method for making improved shallow trench isolation with dielectric studs for semiconductor integrated circuits
US5909041A (en) * 1997-11-21 1999-06-01 Xerox Corporation Photogate sensor with improved responsivity
US6218691B1 (en) * 1998-06-30 2001-04-17 Hyundai Electronics Industries Co., Ltd. Image sensor with improved dynamic range by applying negative voltage to unit pixel
US6177333B1 (en) * 1999-01-14 2001-01-23 Micron Technology, Inc. Method for making a trench isolation for semiconductor devices
US20030089929A1 (en) * 2001-02-14 2003-05-15 Rhodes Howard E. Trench photosensor for a CMOS imager
US6232626B1 (en) * 1999-02-01 2001-05-15 Micron Technology, Inc. Trench photosensor for a CMOS imager
DE19905032A1 (en) * 1999-02-08 2000-08-10 Emitec Emissionstechnologie Exhaust system with at least one guide surface
US6310366B1 (en) * 1999-06-16 2001-10-30 Micron Technology, Inc. Retrograde well structure for a CMOS imager
US6534335B1 (en) * 1999-07-22 2003-03-18 Micron Technology, Inc. Optimized low leakage diodes, including photodiodes
TW432600B (en) * 1999-12-16 2001-05-01 United Microelectronics Corp Process for shallow trench isolation structure
TW466780B (en) * 2000-03-17 2001-12-01 Taiwan Semiconductor Mfg Method to accurately control the manufacturing of high performance photodiode
JP3688980B2 (en) * 2000-06-28 2005-08-31 株式会社東芝 MOS type solid-state imaging device and manufacturing method thereof
US6611037B1 (en) * 2000-08-28 2003-08-26 Micron Technology, Inc. Multi-trench region for accumulation of photo-generated charge in a CMOS imager
US6946635B1 (en) * 2000-10-05 2005-09-20 Ess Technology, Inc. System for improving the dynamic range of solid-state imaging devices
JP4270742B2 (en) * 2000-11-30 2009-06-03 Necエレクトロニクス株式会社 Solid-state imaging device
KR100346842B1 (en) * 2000-12-01 2002-08-03 삼성전자 주식회사 Semiconductor device having shallow trench isolation structure and method for manufacturing the same
US6759409B2 (en) * 2000-12-18 2004-07-06 Boehringer Ingelheim (Canada) Ltd. Inhibitors of papilloma virus
KR100378190B1 (en) * 2000-12-28 2003-03-29 삼성전자주식회사 Method for fabricating trench isolation having sidewall oxide layers with a different thickness
JP3908911B2 (en) * 2001-02-16 2007-04-25 シャープ株式会社 Manufacturing method of image sensor
US6624016B2 (en) * 2001-02-22 2003-09-23 Silicon-Based Technology Corporation Method of fabricating trench isolation structures with extended buffer spacers
JP3832620B2 (en) * 2001-03-05 2006-10-11 富士写真フイルム株式会社 Color imaging device
US6392263B1 (en) * 2001-05-15 2002-05-21 Texas Instruments Incorporated Integrated structure for reduced leakage and improved fill-factor in CMOS pixel
DE10221808B4 (en) * 2001-05-18 2010-01-07 Fuji Electric Co., Ltd., Kawasaki Method for producing a lateral MOSFET
US6720595B2 (en) * 2001-08-06 2004-04-13 International Business Machines Corporation Three-dimensional island pixel photo-sensor
KR100436067B1 (en) * 2001-11-16 2004-06-12 주식회사 하이닉스반도체 Image sensor and method of fabricating the same
US6744084B2 (en) * 2002-08-29 2004-06-01 Micro Technology, Inc. Two-transistor pixel with buried reset channel and method of formation
US6888214B2 (en) * 2002-11-12 2005-05-03 Micron Technology, Inc. Isolation techniques for reducing dark current in CMOS image sensors
US7091536B2 (en) * 2002-11-14 2006-08-15 Micron Technology, Inc. Isolation process and structure for CMOS imagers
US7087944B2 (en) * 2003-01-16 2006-08-08 Micron Technology, Inc. Image sensor having a charge storage region provided within an implant region
US6949445B2 (en) * 2003-03-12 2005-09-27 Micron Technology, Inc. Method of forming angled implant for trench isolation
US7102184B2 (en) * 2003-06-16 2006-09-05 Micron Technology, Inc. Image device and photodiode structure
US7148528B2 (en) * 2003-07-02 2006-12-12 Micron Technology, Inc. Pinned photodiode structure and method of formation
US7064406B2 (en) * 2003-09-03 2006-06-20 Micron Technology, Inc. Supression of dark current in a photosensor for imaging
KR100535924B1 (en) * 2003-09-22 2005-12-09 동부아남반도체 주식회사 CMOS Image sensor and its fabricating method
US7214575B2 (en) * 2004-01-06 2007-05-08 Micron Technology, Inc. Method and apparatus providing CMOS imager device pixel with transistor having lower threshold voltage than other imager device transistors
US20050158897A1 (en) * 2004-01-21 2005-07-21 Jhy-Jyi Sze Image sensor device and method of fabricating the same
US7154136B2 (en) * 2004-02-20 2006-12-26 Micron Technology, Inc. Isolation structures for preventing photons and carriers from reaching active areas and methods of formation
JP4539176B2 (en) * 2004-05-31 2010-09-08 ソニー株式会社 Solid-state imaging device and manufacturing method thereof
US7535042B2 (en) * 2004-07-01 2009-05-19 Aptina Imaging Corporation Pixel cell with a controlled output signal knee characteristic response
US7262110B2 (en) * 2004-08-23 2007-08-28 Micron Technology, Inc. Trench isolation structure and method of formation
US7297995B2 (en) * 2004-08-24 2007-11-20 Micron Technology, Inc. Transparent metal shielded isolation for image sensors
US7348651B2 (en) * 2004-12-09 2008-03-25 Taiwan Semiconductor Manufacturing Co., Ltd. Pinned photodiode fabricated with shallow trench isolation
KR100606914B1 (en) * 2004-12-29 2006-08-01 동부일렉트로닉스 주식회사 Method for Forming Isolation Region of Semiconductor Device
US7432148B2 (en) * 2005-08-31 2008-10-07 Micron Technology, Inc. Shallow trench isolation by atomic-level silicon reconstruction
KR100731102B1 (en) * 2005-12-29 2007-06-22 동부일렉트로닉스 주식회사 A image sensor and a method for fabricating image sensor
US7888215B2 (en) * 2008-06-04 2011-02-15 Omnivision Technologies, Inc. CMOS image sensor with high full-well-capacity

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5291049A (en) * 1991-11-29 1994-03-01 Kabushiki Kaisha Toshiba Mosfet with buried element isolation regions
WO1999025018A1 (en) * 1997-11-07 1999-05-20 Advanced Micro Devices, Inc. Semiconductor device having an improved isolation region and process of fabrication thereof
US6326655B1 (en) * 1998-03-23 2001-12-04 Sony Corporation Solid state imaging device having a gate electrode formed over a potential dip
US5960276A (en) * 1998-09-28 1999-09-28 Taiwan Semiconductor Manufacturing Company, Ltd. Using an extra boron implant to improve the NMOS reverse narrow width effect in shallow trench isolation process
EP1028470A2 (en) * 1999-02-09 2000-08-16 Sony Corporation Solid-state image-sensing device and method for producing the same
US20020171097A1 (en) * 2001-05-16 2002-11-21 Chen Zhiliang J. Integrated CMOS structure for gate-controlled buried photodiode

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1822346B (en) * 2004-12-29 2010-05-05 东部亚南半导体株式会社 Method for forming isolation region in semiconductor device

Also Published As

Publication number Publication date
KR20050117556A (en) 2005-12-14
US6949445B2 (en) 2005-09-27
CN101521217A (en) 2009-09-02
US20090206429A1 (en) 2009-08-20
US7919797B2 (en) 2011-04-05
US7514715B2 (en) 2009-04-07
EP1604403A2 (en) 2005-12-14
JP2006521697A (en) 2006-09-21
US20040178430A1 (en) 2004-09-16
US20050179071A1 (en) 2005-08-18
WO2004081989A2 (en) 2004-09-23
CN100487901C (en) 2009-05-13
KR100777376B1 (en) 2007-11-19
CN1784787A (en) 2006-06-07

Similar Documents

Publication Publication Date Title
WO2004081989A3 (en) Angled implant for trench isolation
EP1376674A3 (en) Method of fabricating a trench MOSFET
USD641710S1 (en) Electrical circuit breaker
WO2001001484A3 (en) Trench mos-transistor
TW200711123A (en) Deep trench isolation structures and methods of formation thereof
EP1014450A3 (en) Trench MOSFET having improved breakdown and on-resistance characteristics and process for manufacturing the same
SG144067A1 (en) Selective sti stress relaxation through ion implantation
WO2005098923A8 (en) Methods of forming trench isolation regions
WO2002047144A3 (en) Patterned buried insulator
WO2003005452A3 (en) Power mosfet having a trench gate electrode and method of making the same
AU2002367408A1 (en) A method for forming a power semiconductor as in figure 5 having a substrate (2), a voltage sustaining epitaxial layer (1) with at least a trench (52), a doped region (5a) adjacent and surrounding the trench.
WO2007014116A3 (en) Electronic device including discontinuous storage elements
AU5634800A (en) Method of achieving top rounding and uniform etch depths while etching shallow trench isolation features
EP0967644A3 (en) DRAM trench capacitor
WO2003030267A3 (en) Umosfet device and method of making the same
TW200703638A (en) Image sensor and method for fabricating the same
EP0967653A3 (en) Semiconductor DRAM trench capacitor
WO2001099177A3 (en) Trench mosfet with double-diffused body profile
EP1229579A3 (en) Method to form a balloon shaped shallow trench isolation structure (STI) using a selective etching step
WO2002009177A3 (en) Power mosfet and method for forming same using a self-aligned body implant
WO2010058379A3 (en) Bicmos integration of multiple-times-programmable non-volatile memories
AU2003270029A1 (en) Semiconductor constructions with gated isolation regions having indium-doped sub-regions
AU7128300A (en) Trench dmos transistor having reduced punch-through
AU7565400A (en) A self-aligned method for forming deep trenches in shallow trenches for isolation of semiconductor devices
TW200518202A (en) Method of forming a source/drain and a transistor employing the same

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2006507102

Country of ref document: JP

Ref document number: 1020057017037

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 2004720384

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 20048123792

Country of ref document: CN

WWP Wipo information: published in national office

Ref document number: 2004720384

Country of ref document: EP

Ref document number: 1020057017037

Country of ref document: KR