WO2004095211A3 - Data storage system - Google Patents

Data storage system Download PDF

Info

Publication number
WO2004095211A3
WO2004095211A3 PCT/US2004/005731 US2004005731W WO2004095211A3 WO 2004095211 A3 WO2004095211 A3 WO 2004095211A3 US 2004005731 W US2004005731 W US 2004005731W WO 2004095211 A3 WO2004095211 A3 WO 2004095211A3
Authority
WO
WIPO (PCT)
Prior art keywords
data pipe
directors
memory
microprocessor
data storage
Prior art date
Application number
PCT/US2004/005731
Other languages
French (fr)
Other versions
WO2004095211A2 (en
Inventor
Ofer Porat
Brian K Campbell
Yujie Xu
Eric J Bruno
Paul C Wilson
Original Assignee
Emc Corp
Ofer Porat
Brian K Campbell
Yujie Xu
Eric J Bruno
Paul C Wilson
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Emc Corp, Ofer Porat, Brian K Campbell, Yujie Xu, Eric J Bruno, Paul C Wilson filed Critical Emc Corp
Priority to DE602004012987T priority Critical patent/DE602004012987T2/en
Priority to EP04715092A priority patent/EP1609071B1/en
Publication of WO2004095211A2 publication Critical patent/WO2004095211A2/en
Publication of WO2004095211A3 publication Critical patent/WO2004095211A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/084—Multiuser, multiprocessor or multiprocessing cache systems with a shared cache
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/2053—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where persistent mass storage functionality or persistent mass storage control functionality is redundant
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0866—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches for peripheral storage systems, e.g. disk cache
    • G06F12/0868—Data transfer between cache memory and other subsystems, e.g. storage devices or host systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/26—Using a specific storage system architecture
    • G06F2212/261—Storage comprising a plurality of storage devices

Abstract

A system interface having a cache memory and directors. Each one of the directors includes a data pipe coupled between an input of such one of the directors. The data pipe includes a data pipe memory and a data pipe memory controller for controlling the data pipe memory. Each one of the directors includes microprocessor coupled to the data pipe memory controller. The system includes a switching network coupled to the cache memory to transfer data between the memory and: (a) the input of a selected one of the plurality of directors through the data pipe memory; (b) the microprocessor and the data pipe memory through the data pipe memory controller of a selected one of the plurality of directors; and (c) the microprocessor and the data pipe memory controller while by-passing the data pipe memory of a selected one of the plurality of directors.
PCT/US2004/005731 2003-03-31 2004-02-26 Data storage system WO2004095211A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
DE602004012987T DE602004012987T2 (en) 2003-03-31 2004-02-26 DATA STORAGE SYSTEM
EP04715092A EP1609071B1 (en) 2003-03-31 2004-02-26 Data storage system

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/403,262 US7143306B2 (en) 2003-03-31 2003-03-31 Data storage system
US10/403,262 2003-03-31

Publications (2)

Publication Number Publication Date
WO2004095211A2 WO2004095211A2 (en) 2004-11-04
WO2004095211A3 true WO2004095211A3 (en) 2005-06-23

Family

ID=32989895

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2004/005731 WO2004095211A2 (en) 2003-03-31 2004-02-26 Data storage system

Country Status (4)

Country Link
US (1) US7143306B2 (en)
EP (1) EP1609071B1 (en)
DE (1) DE602004012987T2 (en)
WO (1) WO2004095211A2 (en)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6953392B2 (en) * 2001-01-05 2005-10-11 Asm Nutool, Inc. Integrated system for processing semiconductor wafers
US7467238B2 (en) 2004-02-10 2008-12-16 Hitachi, Ltd. Disk controller and storage system
JP4441286B2 (en) * 2004-02-10 2010-03-31 株式会社日立製作所 Storage system
JP4405277B2 (en) * 2004-02-16 2010-01-27 株式会社日立製作所 Disk controller
US7734839B1 (en) * 2005-08-25 2010-06-08 American Megatrends, Inc. Method and integrated circuit for providing enclosure management services utilizing multiple interfaces and protocols
US7685329B1 (en) 2007-08-10 2010-03-23 American Megatreads, Inc. Detecting the presence and activity of a mass storage device
US8078770B1 (en) 2007-08-10 2011-12-13 American Megatrends, Inc. Combining multiple SGPIO streams to provide device status indicators
US8260976B1 (en) 2009-01-30 2012-09-04 American Megatrends, Inc. Multiple frequency state detection for serial I/O interfaces
US8312138B2 (en) * 2010-09-22 2012-11-13 Blue Stripe Software, Inc. Methods and computer program products for identifying and monitoring related business application processes
US11500549B2 (en) 2019-04-19 2022-11-15 EMC IP Holding Company LLC Secure host access to storage system resources via storage system interface and internal switching fabric
US11151063B2 (en) 2019-04-19 2021-10-19 EMC IP Holding Company LLC Host system directly connected to internal switching fabric of storage system
US10740259B1 (en) 2019-04-19 2020-08-11 EMC IP Holding Company LLC Host mapping logical storage devices to physical storage devices
US10698613B1 (en) * 2019-04-19 2020-06-30 EMC IP Holding Company LLC Host processing of I/O operations
US10698844B1 (en) 2019-04-19 2020-06-30 EMC IP Holding Company LLC Intelligent external storage system interface

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5206939A (en) * 1990-09-24 1993-04-27 Emc Corporation System and method for disk mapping and data retrieval
US6301637B1 (en) * 1998-06-08 2001-10-09 Storage Technology Corporation High performance data paths
US6389494B1 (en) * 1998-12-30 2002-05-14 Emc Corporation System for interfacing a data storage system to a host utilizing a plurality of busses for carrying end-user data and a separate bus for carrying interface state data

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5214768A (en) * 1989-11-01 1993-05-25 E-Systems, Inc. Mass data storage library
JP3264465B2 (en) * 1993-06-30 2002-03-11 株式会社日立製作所 Storage system
US5781717A (en) * 1996-09-19 1998-07-14 I-Cube, Inc. Dynamic spare column replacement memory system
US6128728A (en) * 1997-08-01 2000-10-03 Micron Technology, Inc. Virtual shadow registers and virtual register windows
US5978889A (en) * 1997-11-05 1999-11-02 Timeplex, Inc. Multiple device data transfer utilizing a multiport memory with opposite oriented memory page rotation for transmission and reception
US6195770B1 (en) * 1998-03-31 2001-02-27 Emc Corporation Data storage system
US6260079B1 (en) * 1998-11-15 2001-07-10 Hewlett-Packard Company Method and system for enhancing fibre channel loop resiliency for a mass storage enclosure by increasing component redundancy and using shunt elements and intelligent bypass management
US6567890B1 (en) * 1999-06-30 2003-05-20 Emc Corporation Fibre channel port by-pass selector section for dual ported disk drives
US6467047B1 (en) * 1999-07-30 2002-10-15 Emc Corporation Computer storage system controller incorporating control store memory with primary and secondary data and parity areas
US6615315B1 (en) * 1999-12-29 2003-09-02 Emc Corporation Fibre channel data storage system having improved fro-end I/O adapted hub
US6571355B1 (en) * 1999-12-29 2003-05-27 Emc Corporation Fibre channel data storage system fail-over mechanism
US6779071B1 (en) * 2000-04-28 2004-08-17 Emc Corporation Data storage system having separate data transfer section and message network with status register
US6535043B2 (en) * 2000-05-26 2003-03-18 Lattice Semiconductor Corp Clock signal selection system, method of generating a clock signal and programmable clock manager including same
US6609164B1 (en) * 2000-10-05 2003-08-19 Emc Corporation Data storage system having separate data transfer section and message network with data pipe DMA
US6636933B1 (en) * 2000-12-21 2003-10-21 Emc Corporation Data storage system having crossbar switch with multi-staged routing
US6681339B2 (en) * 2001-01-16 2004-01-20 International Business Machines Corporation System and method for efficient failover/failback techniques for fault-tolerant data storage system
US7185174B2 (en) * 2001-03-02 2007-02-27 Mtekvision Co., Ltd. Switch complex selectively coupling input and output of a node in two-dimensional array to four ports and using four switches coupling among ports
US7103322B2 (en) * 2001-08-17 2006-09-05 Adtran, Inc. Equipment shelf-resident network interface unit by-pass circuit
US6907483B1 (en) * 2002-03-28 2005-06-14 Emc Corporation Data storage system having dummy printed circuit boards with jumpers

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5206939A (en) * 1990-09-24 1993-04-27 Emc Corporation System and method for disk mapping and data retrieval
US6301637B1 (en) * 1998-06-08 2001-10-09 Storage Technology Corporation High performance data paths
US6389494B1 (en) * 1998-12-30 2002-05-14 Emc Corporation System for interfacing a data storage system to a host utilizing a plurality of busses for carrying end-user data and a separate bus for carrying interface state data

Also Published As

Publication number Publication date
EP1609071B1 (en) 2008-04-09
WO2004095211A2 (en) 2004-11-04
DE602004012987D1 (en) 2008-05-21
DE602004012987T2 (en) 2009-05-20
US20040193973A1 (en) 2004-09-30
US7143306B2 (en) 2006-11-28
EP1609071A2 (en) 2005-12-28

Similar Documents

Publication Publication Date Title
WO2004095211A3 (en) Data storage system
WO2004049175A3 (en) External memory controller node
EP1956475A3 (en) Data storage system
AU2002359569A1 (en) Virtual data storage (vds) system
WO2001075636A3 (en) Hypercomputer
WO2003023602A1 (en) Data processing system and control method thereof
WO2003034353A3 (en) A computerized money transfer system and method
WO2004040404A3 (en) Abstracted node discovery
EP1324182A3 (en) System and method for peripheral device virtual functionality overlay
WO2002101566A3 (en) Flexible i/o interface and method for providing a common interface to a processing core
WO2002078227A3 (en) Communication of latencies in parallel networks
AU2001286449A1 (en) Architecture for providing block-level storage access over computer network
WO2007064477A3 (en) Network access control for many-core systems
WO2005108886A3 (en) Multi-circuit refrigerant cycle with dehumidification improvements
AU2002347376A1 (en) Hybrid search memory for network processor and computer systems
EP1312091B8 (en) Memory device and method having data path with multiple prefetch i/o configurations
AU2002238325A1 (en) Data processing apparatus and system and method for controlling memory access
AU2002336494A1 (en) A switching i/o node for connection in a multiprocessor computer system
GB2345777A (en) Portable controller
AU1885300A (en) A portable controller
EP1884874A4 (en) Information processing unit, system and method, and processor
WO2004010314A3 (en) Method, system, and program for memory based data transfer
MXPA02000007A (en) Data transmission in pipeline systems.
JP2003323261A5 (en)
AU2003214554A1 (en) Vliw processor with data spilling means

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

DPEN Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed from 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2004715092

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2004715092

Country of ref document: EP