WO2004095295A3 - Various methods and apparatuses for arbitration among blocks of functionality - Google Patents
Various methods and apparatuses for arbitration among blocks of functionality Download PDFInfo
- Publication number
- WO2004095295A3 WO2004095295A3 PCT/US2004/010864 US2004010864W WO2004095295A3 WO 2004095295 A3 WO2004095295 A3 WO 2004095295A3 US 2004010864 W US2004010864 W US 2004010864W WO 2004095295 A3 WO2004095295 A3 WO 2004095295A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- arbitration
- transactions
- blocks
- functionality
- shared resource
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
- G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
- G06F9/526—Mutual exclusion algorithms
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2209/00—Indexing scheme relating to G06F9/00
- G06F2209/52—Indexing scheme relating to G06F9/52
- G06F2209/522—Manager
Abstract
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AT04749899T ATE435456T1 (en) | 2003-04-18 | 2004-04-08 | VARIOUS METHODS AND DEVICES FOR ARBITRATION BETWEEN FUNCTIONALITY BLOCKS |
DE602004021792T DE602004021792D1 (en) | 2003-04-18 | 2004-04-08 | VARIOUS METHODS AND DEVICES FOR ARBITRATION BETWEEN FUNCTIONALITY BLOCKS |
JP2006509823A JP4852413B2 (en) | 2003-04-18 | 2004-04-08 | Various methods and devices for mediation between functional blocks |
EP04749899A EP1616262B1 (en) | 2003-04-18 | 2004-04-08 | Various methods and apparatuses for arbitration among blocks of functionality |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/418,370 | 2003-04-18 | ||
US10/418,370 US7149829B2 (en) | 2003-04-18 | 2003-04-18 | Various methods and apparatuses for arbitration among blocks of functionality |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2004095295A2 WO2004095295A2 (en) | 2004-11-04 |
WO2004095295A3 true WO2004095295A3 (en) | 2005-03-24 |
Family
ID=33159091
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2004/010864 WO2004095295A2 (en) | 2003-04-18 | 2004-04-08 | Various methods and apparatuses for arbitration among blocks of functionality |
Country Status (7)
Country | Link |
---|---|
US (1) | US7149829B2 (en) |
EP (1) | EP1616262B1 (en) |
JP (1) | JP4852413B2 (en) |
KR (1) | KR100943104B1 (en) |
AT (1) | ATE435456T1 (en) |
DE (1) | DE602004021792D1 (en) |
WO (1) | WO2004095295A2 (en) |
Families Citing this family (82)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7266786B2 (en) | 2002-11-05 | 2007-09-04 | Sonics, Inc. | Method and apparatus for configurable address mapping and protection architecture and hardware for on-chip systems |
US7062582B1 (en) | 2003-03-14 | 2006-06-13 | Marvell International Ltd. | Method and apparatus for bus arbitration dynamic priority based on waiting period |
US7350003B2 (en) * | 2003-09-25 | 2008-03-25 | Intel Corporation | Method, system, and apparatus for an adaptive weighted arbiter |
US7296105B2 (en) * | 2003-10-03 | 2007-11-13 | Sonics, Inc. | Method and apparatus for configuring an interconnect to implement arbitration |
US7665069B2 (en) * | 2003-10-31 | 2010-02-16 | Sonics, Inc. | Method and apparatus for establishing a quality of service model |
US8504992B2 (en) | 2003-10-31 | 2013-08-06 | Sonics, Inc. | Method and apparatus for establishing a quality of service model |
US9087036B1 (en) | 2004-08-12 | 2015-07-21 | Sonics, Inc. | Methods and apparatuses for time annotated transaction level modeling |
US7099975B2 (en) * | 2003-12-09 | 2006-08-29 | International Business Machines Corporation | Method of resource arbitration |
US20060242406A1 (en) | 2005-04-22 | 2006-10-26 | Microsoft Corporation | Protected computing environment |
US7584502B2 (en) * | 2004-05-03 | 2009-09-01 | Microsoft Corporation | Policy engine and methods and systems for protecting data |
US7606983B2 (en) * | 2004-06-21 | 2009-10-20 | Nxp B.V. | Sequential ordering of transactions in digital systems with multiple requestors |
JP2006079394A (en) * | 2004-09-10 | 2006-03-23 | Renesas Technology Corp | Data processor |
US7739436B2 (en) * | 2004-11-01 | 2010-06-15 | Sonics, Inc. | Method and apparatus for round robin resource arbitration with a fast request to grant response |
US9363481B2 (en) | 2005-04-22 | 2016-06-07 | Microsoft Technology Licensing, Llc | Protected media pipeline |
US9436804B2 (en) | 2005-04-22 | 2016-09-06 | Microsoft Technology Licensing, Llc | Establishing a unique session key using a hardware functionality scan |
KR100739716B1 (en) * | 2005-08-11 | 2007-07-13 | 삼성전자주식회사 | Method and apparatus for controlling the networking of shared resources |
GB2445713B (en) * | 2005-12-22 | 2010-11-10 | Advanced Risc Mach Ltd | Interconnect |
US20090037635A1 (en) * | 2006-03-17 | 2009-02-05 | Shanghai Magima Digital Information Co., Ltd. | Bus arbitration device |
EP1863232A1 (en) * | 2006-05-29 | 2007-12-05 | Stmicroelectronics Sa | On-chip bandwidth allocator |
US20080059674A1 (en) * | 2006-09-01 | 2008-03-06 | Jiaxiang Shi | Apparatus and method for chained arbitration of a plurality of inputs |
US20080091866A1 (en) * | 2006-10-12 | 2008-04-17 | International Business Machines Corporation | Maintaining forward progress in a shared L2 by detecting and breaking up requestor starvation |
US8868397B2 (en) | 2006-11-20 | 2014-10-21 | Sonics, Inc. | Transaction co-validation across abstraction layers |
US8452907B2 (en) * | 2007-03-27 | 2013-05-28 | Arm Limited | Data processing apparatus and method for arbitrating access to a shared resource |
US7664901B2 (en) * | 2007-03-27 | 2010-02-16 | Arm Limited | Data processing apparatus and method for arbitrating access to a shared resource |
US7814243B2 (en) * | 2007-06-01 | 2010-10-12 | Sonics, Inc. | Shared storage for multi-threaded ordered queues in an interconnect |
CN101681303B (en) * | 2007-06-19 | 2011-12-14 | 富士通株式会社 | Cache controller and control method |
US9292436B2 (en) * | 2007-06-25 | 2016-03-22 | Sonics, Inc. | Various methods and apparatus to support transactions whose data address sequence within that transaction crosses an interleaved channel address boundary |
US8438320B2 (en) * | 2007-06-25 | 2013-05-07 | Sonics, Inc. | Various methods and apparatus for address tiling and channel interleaving throughout the integrated system |
US8108648B2 (en) * | 2007-06-25 | 2012-01-31 | Sonics, Inc. | Various methods and apparatus for address tiling |
US8229723B2 (en) * | 2007-12-07 | 2012-07-24 | Sonics, Inc. | Performance software instrumentation and analysis for electronic design automation |
JP5127470B2 (en) * | 2008-01-15 | 2013-01-23 | 三菱電機株式会社 | Bus equipment |
TWI337517B (en) * | 2008-03-04 | 2011-02-11 | Inventec Corp | Trace carrier |
US8073820B2 (en) | 2008-04-07 | 2011-12-06 | Sonics, Inc. | Method and system for a database to monitor and analyze performance of an electronic design |
US8032329B2 (en) * | 2008-09-04 | 2011-10-04 | Sonics, Inc. | Method and system to monitor, debug, and analyze performance of an electronic design |
EP2192496B1 (en) | 2008-11-28 | 2013-01-23 | Telefonaktiebolaget LM Ericsson (publ) | Arbitration in multiprocessor device |
US8190804B1 (en) * | 2009-03-12 | 2012-05-29 | Sonics, Inc. | Various methods and apparatus for a memory scheduler with an arbiter |
US8972995B2 (en) | 2010-08-06 | 2015-03-03 | Sonics, Inc. | Apparatus and methods to concurrently perform per-thread as well as per-tag memory access scheduling within a thread and across two or more threads |
US8904115B2 (en) * | 2010-09-28 | 2014-12-02 | Texas Instruments Incorporated | Cache with multiple access pipelines |
KR101662029B1 (en) | 2010-11-12 | 2016-10-06 | 삼성전자주식회사 | Apparatus and Method for Arbitrating a Bus |
US8861386B2 (en) | 2011-01-18 | 2014-10-14 | Apple Inc. | Write traffic shaper circuits |
US8744602B2 (en) | 2011-01-18 | 2014-06-03 | Apple Inc. | Fabric limiter circuits |
US8649286B2 (en) * | 2011-01-18 | 2014-02-11 | Apple Inc. | Quality of service (QoS)-related fabric control |
US9128754B2 (en) * | 2012-05-31 | 2015-09-08 | Hewlett-Packard Development Company, L.P. | Resource starvation management in a computer system |
US9378023B2 (en) * | 2012-06-13 | 2016-06-28 | International Business Machines Corporation | Cross-pipe serialization for multi-pipeline processor |
US9053058B2 (en) | 2012-12-20 | 2015-06-09 | Apple Inc. | QoS inband upgrade |
US9524261B2 (en) * | 2012-12-21 | 2016-12-20 | Apple Inc. | Credit lookahead mechanism |
US10503405B2 (en) * | 2015-02-10 | 2019-12-10 | Red Hat Israel, Ltd. | Zero copy memory reclaim using copy-on-write |
US10037301B2 (en) * | 2015-03-04 | 2018-07-31 | Xilinx, Inc. | Circuits and methods for inter-processor communication |
US10387343B2 (en) | 2015-04-07 | 2019-08-20 | International Business Machines Corporation | Processing of events for accelerators utilized for parallel processing |
US10394743B2 (en) * | 2015-05-28 | 2019-08-27 | Dell Products, L.P. | Interchangeable I/O modules with individual and shared personalities |
WO2017018976A1 (en) | 2015-07-24 | 2017-02-02 | Hewlett Packard Enterprise Development Lp | Lock manager |
US10838883B2 (en) | 2015-08-31 | 2020-11-17 | Via Alliance Semiconductor Co., Ltd. | System and method of accelerating arbitration by approximating relative ages |
GB2557225A (en) * | 2016-11-30 | 2018-06-20 | Nordic Semiconductor Asa | Interconnect system |
US10243882B1 (en) | 2017-04-13 | 2019-03-26 | Xilinx, Inc. | Network on chip switch interconnect |
US10673745B2 (en) | 2018-02-01 | 2020-06-02 | Xilinx, Inc. | End-to-end quality-of-service in a network-on-chip |
US10503690B2 (en) | 2018-02-23 | 2019-12-10 | Xilinx, Inc. | Programmable NOC compatible with multiple interface communication protocol |
US10621129B2 (en) | 2018-03-27 | 2020-04-14 | Xilinx, Inc. | Peripheral interconnect for configurable slave endpoint circuits |
US11080188B1 (en) | 2018-03-28 | 2021-08-03 | Apple Inc. | Method to ensure forward progress of a processor in the presence of persistent external cache/TLB maintenance requests |
US10505548B1 (en) | 2018-05-25 | 2019-12-10 | Xilinx, Inc. | Multi-chip structure having configurable network-on-chip |
WO2020005597A1 (en) * | 2018-06-28 | 2020-01-02 | Microsoft Technology Licensing, Llc | Managing global and local execution phases |
US10838908B2 (en) | 2018-07-20 | 2020-11-17 | Xilinx, Inc. | Configurable network-on-chip for a programmable device |
US10824505B1 (en) | 2018-08-21 | 2020-11-03 | Xilinx, Inc. | ECC proxy extension and byte organization for multi-master systems |
US10963460B2 (en) | 2018-12-06 | 2021-03-30 | Xilinx, Inc. | Integrated circuits and methods to accelerate data queries |
US11068303B2 (en) | 2019-02-19 | 2021-07-20 | International Business Machines Corporation | Adjusting thread balancing in response to disruptive complex instruction |
US10936486B1 (en) | 2019-02-21 | 2021-03-02 | Xilinx, Inc. | Address interleave support in a programmable device |
US10942775B2 (en) | 2019-03-01 | 2021-03-09 | International Business Machines Corporation | Modified central serialization of requests in multiprocessor systems |
US11275606B2 (en) | 2019-03-08 | 2022-03-15 | Mobileye Vision Technologies Ltd. | Priority based management of access to shared resources |
US10680615B1 (en) | 2019-03-27 | 2020-06-09 | Xilinx, Inc. | Circuit for and method of configuring and partially reconfiguring function blocks of an integrated circuit device |
US10891132B2 (en) | 2019-05-23 | 2021-01-12 | Xilinx, Inc. | Flow convergence during hardware-software design for heterogeneous and programmable devices |
US11188312B2 (en) | 2019-05-23 | 2021-11-30 | Xilinx, Inc. | Hardware-software design flow with high-level synthesis for heterogeneous and programmable devices |
US10891414B2 (en) | 2019-05-23 | 2021-01-12 | Xilinx, Inc. | Hardware-software design flow for heterogeneous and programmable devices |
US11301295B1 (en) | 2019-05-23 | 2022-04-12 | Xilinx, Inc. | Implementing an application specified as a data flow graph in an array of data processing engines |
US10977018B1 (en) | 2019-12-05 | 2021-04-13 | Xilinx, Inc. | Development environment for heterogeneous devices |
US10972408B1 (en) * | 2020-02-10 | 2021-04-06 | Apple Inc. | Configurable packet arbitration with minimum progress guarantees |
US11496418B1 (en) | 2020-08-25 | 2022-11-08 | Xilinx, Inc. | Packet-based and time-multiplexed network-on-chip |
US11422946B2 (en) | 2020-08-31 | 2022-08-23 | Apple Inc. | Translation lookaside buffer striping for efficient invalidation operations |
US11675710B2 (en) | 2020-09-09 | 2023-06-13 | Apple Inc. | Limiting translation lookaside buffer searches using active page size |
US11615033B2 (en) | 2020-09-09 | 2023-03-28 | Apple Inc. | Reducing translation lookaside buffer searches for splintered pages |
US11489786B2 (en) * | 2020-12-28 | 2022-11-01 | Arteris, Inc. | Queue management system, starvation and latency management system, and methods of use |
US11520717B1 (en) | 2021-03-09 | 2022-12-06 | Xilinx, Inc. | Memory tiles in data processing engine array |
US11336287B1 (en) | 2021-03-09 | 2022-05-17 | Xilinx, Inc. | Data processing engine array architecture with memory tiles |
US11848670B2 (en) | 2022-04-15 | 2023-12-19 | Xilinx, Inc. | Multiple partitions in a data processing array |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0374521A2 (en) * | 1988-12-21 | 1990-06-27 | International Business Machines Corporation | Least recently used arbiter with programmable high priority mode and performance monitor |
US6092158A (en) * | 1997-06-13 | 2000-07-18 | Intel Corporation | Method and apparatus for arbitrating between command streams |
US20010010066A1 (en) * | 1998-07-08 | 2001-07-26 | Chin Kenneth T. | Computer system with adaptive memory arbitration scheme |
US20020169935A1 (en) * | 2001-05-10 | 2002-11-14 | Krick Robert F. | System of and method for memory arbitration using multiple queues |
Family Cites Families (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04102155A (en) * | 1990-08-21 | 1992-04-03 | Fujitsu Ltd | Bus use right arbitrating system |
US5274783A (en) | 1991-06-28 | 1993-12-28 | Digital Equipment Corporation | SCSI interface employing bus extender and auxiliary bus |
US5440752A (en) * | 1991-07-08 | 1995-08-08 | Seiko Epson Corporation | Microprocessor architecture with a switch network for data transfer between cache, memory port, and IOU |
US5598542A (en) * | 1994-08-08 | 1997-01-28 | International Business Machines Corporation | Method and apparatus for bus arbitration in a multiple bus information handling system using time slot assignment values |
US5740380A (en) * | 1996-07-15 | 1998-04-14 | Micron Electronics, Inc. | Method and system for apportioning computer bus bandwidth |
US6385678B2 (en) * | 1996-09-19 | 2002-05-07 | Trimedia Technologies, Inc. | Method and apparatus for bus arbitration with weighted bandwidth allocation |
JPH10171750A (en) | 1996-12-09 | 1998-06-26 | Fujitsu Ltd | Inter-memory data transfer system |
US5832278A (en) * | 1997-02-26 | 1998-11-03 | Advanced Micro Devices, Inc. | Cascaded round robin request selection method and apparatus |
KR100252752B1 (en) * | 1997-06-26 | 2000-04-15 | 김영환 | Multi stage control bus arbitration apparatus |
JPH1173258A (en) | 1997-08-28 | 1999-03-16 | Toshiba Corp | Low power consumption bus structure and method for controlling the same and system for synthesizing low power consumption bus structure and method therefor and portable information equipment |
US5948089A (en) | 1997-09-05 | 1999-09-07 | Sonics, Inc. | Fully-pipelined fixed-latency communications system with a real time dynamic bandwidth allocation |
US6012116A (en) | 1997-12-31 | 2000-01-04 | Sun Microsystems, Inc. | Apparatus and method for controlling data, address, and enable buses within a microprocessor |
JP2000122965A (en) * | 1998-10-16 | 2000-04-28 | Fuji Xerox Co Ltd | Bus control method, bus controller and information processor |
US6182183B1 (en) | 1998-11-13 | 2001-01-30 | Sonics, Inc. | Communications system and method with multilevel connection identification |
US6493776B1 (en) | 1999-08-12 | 2002-12-10 | Mips Technologies, Inc. | Scalable on-chip system bus |
US6826191B1 (en) | 1999-10-01 | 2004-11-30 | Stmicroelectronics Ltd. | Packets containing transaction attributes |
US6532509B1 (en) * | 1999-12-22 | 2003-03-11 | Intel Corporation | Arbitrating command requests in a parallel multi-threaded processing system |
US6330225B1 (en) | 2000-05-26 | 2001-12-11 | Sonics, Inc. | Communication system and method for different quality of service guarantees for different data flows |
US6782441B1 (en) * | 2000-10-26 | 2004-08-24 | Sun Microsystems, Inc. | Arbitration method and apparatus |
GB0031763D0 (en) * | 2000-12-29 | 2001-02-07 | Mitel Semiconductor Ltd | Arbiter for a queue management system |
JP4288014B2 (en) * | 2001-03-06 | 2009-07-01 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Bus arbitration system and method |
US6662251B2 (en) | 2001-03-26 | 2003-12-09 | International Business Machines Corporation | Selective targeting of transactions to devices on a shared bus |
US6970454B1 (en) | 2001-08-09 | 2005-11-29 | Pasternak Solutions Llc | Sliced crossbar architecture with inter-slice communication |
US6578117B2 (en) | 2001-10-12 | 2003-06-10 | Sonics, Inc. | Method and apparatus for scheduling requests using ordered stages of scheduling criteria |
US6823411B2 (en) * | 2002-01-30 | 2004-11-23 | International Business Machines Corporation | N-way psuedo cross-bar having an arbitration feature using discrete processor local busses |
US7236497B2 (en) * | 2002-08-28 | 2007-06-26 | Intel Corporation | Facilitating arbitration via information associated with groups of requesters |
US6976106B2 (en) | 2002-11-01 | 2005-12-13 | Sonics, Inc. | Method and apparatus for speculative response arbitration to improve system latency |
US20040210696A1 (en) | 2003-04-18 | 2004-10-21 | Meyer Michael J. | Method and apparatus for round robin resource arbitration |
-
2003
- 2003-04-18 US US10/418,370 patent/US7149829B2/en not_active Expired - Lifetime
-
2004
- 2004-04-08 AT AT04749899T patent/ATE435456T1/en not_active IP Right Cessation
- 2004-04-08 JP JP2006509823A patent/JP4852413B2/en active Active
- 2004-04-08 WO PCT/US2004/010864 patent/WO2004095295A2/en active Application Filing
- 2004-04-08 KR KR1020057019847A patent/KR100943104B1/en not_active IP Right Cessation
- 2004-04-08 DE DE602004021792T patent/DE602004021792D1/en active Active
- 2004-04-08 EP EP04749899A patent/EP1616262B1/en not_active Not-in-force
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0374521A2 (en) * | 1988-12-21 | 1990-06-27 | International Business Machines Corporation | Least recently used arbiter with programmable high priority mode and performance monitor |
US6092158A (en) * | 1997-06-13 | 2000-07-18 | Intel Corporation | Method and apparatus for arbitrating between command streams |
US20010010066A1 (en) * | 1998-07-08 | 2001-07-26 | Chin Kenneth T. | Computer system with adaptive memory arbitration scheme |
US20020169935A1 (en) * | 2001-05-10 | 2002-11-14 | Krick Robert F. | System of and method for memory arbitration using multiple queues |
Also Published As
Publication number | Publication date |
---|---|
DE602004021792D1 (en) | 2009-08-13 |
US7149829B2 (en) | 2006-12-12 |
WO2004095295A2 (en) | 2004-11-04 |
JP2006523895A (en) | 2006-10-19 |
EP1616262B1 (en) | 2009-07-01 |
KR100943104B1 (en) | 2010-02-18 |
JP4852413B2 (en) | 2012-01-11 |
ATE435456T1 (en) | 2009-07-15 |
US20040210695A1 (en) | 2004-10-21 |
KR20060008908A (en) | 2006-01-27 |
EP1616262A2 (en) | 2006-01-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2004095295A3 (en) | Various methods and apparatuses for arbitration among blocks of functionality | |
EP1861787B1 (en) | Bus access arbitration scheme | |
RU2007135222A (en) | MATRIX SWITCH SYSTEM WITH MULTIPLE TIRE ARBITRATION IN EACH CYCLE BY ARBITRATION ARRAY WITH HIGH FREQUENCY | |
EP1435039B1 (en) | Method and apparatus for scheduling of requests to a dynamic random access memory device | |
KR20010023734A (en) | a fully-pipelined fixed-latency communications system with a real-time dynamic bandwidth allocation | |
TWI268426B (en) | Method and apparatus for distributed direct memory access for systems on chip | |
EP0383475A3 (en) | Shared resource arbitration | |
KR100252752B1 (en) | Multi stage control bus arbitration apparatus | |
IL185067A0 (en) | Flow control method to improve data transfer via a switch matrix | |
EP1669851A3 (en) | Data processing system, access control method, and access control device | |
JP2002123483A5 (en) | ||
TWI762002B (en) | Electronic device with hierarchical bandwidth allocation bus arbiter and bandwidth allocation method thereof | |
WO2002041153A3 (en) | System and method for implementing a multi-level interrupt scheme in a computer system | |
EP3311287B1 (en) | Integrated circuit inputs and outputs | |
US9367511B2 (en) | System method for managing USB data transfers by sorting a plurality of endpoints in scheduling queue in descending order based partially on endpoint frequency | |
EP3304327B1 (en) | Method and apparatus for split burst bandwidth arbitration | |
Khanam et al. | Design a low latency Arbiter for on chip Communication Architecture | |
TW200641626A (en) | Single port/multiple ring implementation of a data switch | |
CN103765399A (en) | Method and apparatus for allocating interrupts in multi-core system | |
CN104750640B (en) | Method and apparatus for arbitrating among multiple channels to access a resource | |
ATE542181T1 (en) | ARBITRATION AND ARBITRATION PROCEDURES THEREOF | |
CN102364451A (en) | Method for expanding south bridge PCI (peripheral component interface) bus request and arbitration signal | |
JP2006251875A (en) | Bus arbitration device and bus arbitration method | |
Warathe et al. | A design approach to AMBA (Advanced Microcontroller Bus Architecture) bus architecture with dynamic lottery arbiter | |
DE102014111302B4 (en) | Interrupt controlled input/output arbiter for a microcomputer system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1020057019847 Country of ref document: KR Ref document number: 2006509823 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2004749899 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 2004749899 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1020057019847 Country of ref document: KR |