WO2004102274A2 - Use of spin-on, photopatternable, interplayer dielectric materials and intermediate semiconductor device structure utilizing the same - Google Patents
Use of spin-on, photopatternable, interplayer dielectric materials and intermediate semiconductor device structure utilizing the same Download PDFInfo
- Publication number
- WO2004102274A2 WO2004102274A2 PCT/US2004/014728 US2004014728W WO2004102274A2 WO 2004102274 A2 WO2004102274 A2 WO 2004102274A2 US 2004014728 W US2004014728 W US 2004014728W WO 2004102274 A2 WO2004102274 A2 WO 2004102274A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- photopatternable
- radiation
- photoresist
- semiconductor device
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/004—Photosensitive materials
- G03F7/09—Photosensitive materials characterised by structural details, e.g. supports, auxiliary layers
- G03F7/095—Photosensitive materials characterised by structural details, e.g. supports, auxiliary layers having more than one photosensitive layer
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/004—Photosensitive materials
- G03F7/075—Silicon-containing compounds
- G03F7/0757—Macromolecular compounds containing Si-O, Si-C or Si-N bonds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
- H01L21/02134—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material comprising hydrogen silsesquioxane, e.g. HSQ
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
- H01L21/02137—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material comprising alkyl silsesquioxane, e.g. MSQ
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
- H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
- H01L21/02214—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound comprising silicon and oxygen
- H01L21/02216—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound comprising silicon and oxygen the compound being a molecule comprising at least one silicon-oxygen bond and the compound having hydrogen or an organic group attached to the silicon or oxygen, e.g. a siloxane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
- H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
- H01L21/02219—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound comprising silicon and nitrogen
- H01L21/02222—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound comprising silicon and nitrogen the compound being a silazane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02282—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02345—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to radiation, e.g. visible light
- H01L21/02348—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to radiation, e.g. visible light treatment by exposure to UV light
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/31504—Composite [nonstructural laminate]
- Y10T428/31652—Of asbestos
- Y10T428/31663—As siloxane, silicone or silane
Definitions
- the present invention relates to semiconductor processing technology and, more specifically, to using spin-on, photopatternable, interlayer dielectric materials at additional wavelengths of radiation.
- Photoresist layers are used for making miniaturized electronic components when fabricating semiconductor devices, such as computer chips and integrated circuits.
- a thin photoresist layer is typically applied to a semiconductor substrate.
- the photoresist layer is then baked to evaporate solvent in the photoresist and to fix the photoresist onto the semiconductor substrate.
- portions of the layer are exposed to radiation, such as visible light, ultraviolet (“UV”) light, electron beam (“EB”), or X-ray radiant energy, through a mask.
- the radiation causes a photochemical reaction in portions of the photoresist layer that are exposed to the radiation, which changes the solubility of these portions.
- the solubility of unexposed portions of the photoresist layer is unchanged.
- the semiconductor substrate is treated with a developer solution that is selected to solubilize and remove the radiation-exposed portions of the photoresist layer. Since the exposed portions of the photoresist layer are removed, a desired pattern is formed in the photoresist layer. The pattern is transferred to underlying layers of the semiconductor device by conventional techniques, such as by wet or dry etching processes. The remaining portions of the photoresist layer are removed once the pattern is transferred to the underlying layers of the semiconductor device.
- the term "short wavelength” refers to a wavelength of approximately 100 nm to approximately 300 nm. Photoresist materials sensitive to this wavelength range are typically used when subhalfmicron geometries are required. For instance, photoresist materials sensitive to 248 nm are currently being used while photoresist materials sensitive to 193 nm are under development. Spin-on, photo patternable, interlayer dielectric (“ILD”) materials are known in the art and are available from sources, such as Clariant International, Ltd.
- ILD interlayer dielectric
- ILD materials are photoresist materials that are convertible to a silica-type ceramic film when exposed to radiation.
- a photoresist composition that includes a polysilazane (“PSZ”) compound and a photoacid generator (“PAG”) is applied to a semiconductor wafer to form a photoresist layer.
- the photoresist layer is exposed to UV radiation, such as radiation of 360-430 nm, or EB radiation through a mask.
- UV radiation such as radiation of 360-430 nm, or EB radiation
- the radiation initiates the photochemical reaction and produces protons from the PAG.
- the protons are generated from an acid, which is produced by the photochemical reaction.
- the silica-type ceramic film is selectively removed using tetramethylammonium hydroxide ("TMAH"), leaving the unexposed portions of the photoresist layer to create the desired pattern on the semiconductor substrate. These remaining portions are subsequently exposed to radiation of 360-430 nm to convert the photoresist layer into the silica-type ceramic film.
- TMAH tetramethylammonium hydroxide
- the silica-type ceramic film has a low dielectric constant, has good insulating properties, is resistant to heat, abrasion, and corrosion, and is used in semiconductor devices, liquid crystal displays, and printed circuit substrates to form ILDs. Additional photoresist materials that are convertible to an insulative material by exposure to radiation are disclosed in United States Patent No. 6,350,706 to Howard.
- a plasma polymerized methylsilane is selectively converted to photo- oxidized siloxane, an insulative material, by exposure to deep ultraviolet ("DUV") radiation.
- Semiconductor device structures are formed by converting exposed portions of the photoresist material to the insulative material. By converting the photoresist material into the insulative material, a permanent structure is formed and the photoresist material does not have to be removed by an etch process.
- photoresist materials are sensitive to a single wavelength or narrow range of wavelengths.
- the conversion of the PSZ to the silica-type ceramic film occurs most efficiently at that wavelength(s), which typically ranges from 360-430 nm.
- a high degree of resolution is not possible, such as the resolution achieved by the 193 nm or 243 nm photoresists currently being developed and used.
- these latter wavelengths (193 nm or 243 nm) do not efficiently convert the PSZ to the silica-type ceramic film.
- ILD materials at additional wavelengths, especially short wavelengths, so that the ILD materials are useful in a broader range of applications. It would also be desirable to be able to perform both the patterning process and the conversion process at conditions optimal for each process without having to compromise between achieving optimal patterning and optimal conversion.
- the present invention comprises a method of forming an intermediate semiconductor device structure.
- the method comprises providing a semiconductor substrate and forming a photopatternable layer over the semiconductor substrate.
- the photopatternable layer may comprise an organosilicon photoresist material that is formulated to be selectively converted to a silicon dioxide-based material, such as a silsesquioxane material, upon exposure to radiation.
- a cap layer and a photoresist layer may be formed over the photopatternable layer.
- the cap layer may comprise a material that absorbs or reflects radiation, such as a dielectric antireflective coating ("DARC"), a bottom antireflective coating (“B ARC”), or a metal coating.
- DARC dielectric antireflective coating
- B ARC bottom antireflective coating
- the cap layer may comprise amorphous or diamond-like carbon.
- the cap layer protects the photopatternable layer from the first wavelength.
- the high resolution pattern may be subsequently transferred into the photopatternable layer by photolithography and etching techniques. Exposed portions of the photopatternable layer may be selectively converted to a silicon dioxide-based material by exposure to a second wavelength of radiation.
- the present invention also encompasses an intermediate semiconductor device structure.
- the intermediate semiconductor device structure may comprise a semiconductor substrate and a photopatternable layer formed over the semiconductor substrate.
- the photopatternable layer may comprise an organosilicon photoresist material that is formulated to be selectively converted to a silicon dioxide-based material upon exposure to radiation.
- a cap layer formed from a material that absorbs or reflects radiation may be formed over at least a portion of the photopatternable layer.
- a photoresist layer may be formed over at least a portion of the cap layer.
- the photoresist layer may be sensitive to a wavelength ranging from approximately 100 nm to approximately 500 nm, which may be used to produce a high resolution pattern in the photoresist layer and the cap layer.
- the cap layer protects the photopatternable layer from exposure to this radiation.
- the high resolution pattern may be subsequently transferred into the photopatternable layer by photolithography and etching techniques. Exposed portions of the photopatternable layer may be selectively converted to a silicon dioxide-based material by exposure to a different wavelength of radiation.
- FIGs. 1 A-1G show a process sequence of semiconductor device structures in accordance with the present invention.
- FIGs. 2A-2H show a process sequence of semiconductor device structures in accordance with the present invention resulting in an embodiment having a self-aligned contact.
- a photopatternable, spin-on material that is usable at additional wavelengths of radiation is disclosed.
- the photopatternable, spin-on material is applied to a semiconductor substrate as a layer and is covered by a cap layer that absorbs or reflects radiation.
- the cap layer protects the photopatternable layer from the radiation by blocking radiation from passing into the photopatternable layer.
- a photopatternable layer 4 may be formed over a semiconductor substrate 2, which includes a semiconductor wafer or other substrate comprising a layer of semiconductor material.
- semiconductor substrate includes silicon wafers, silicon on insulator ("SOI”) substrates, silicon on sapphire (“SOS”) substrates, epitaxial layers of silicon on a base semiconductor foundation and other semiconductor materials such as silicon- germanium, germanium, gallium arsenide and indium phosphide.
- the photopatternable layer 4 may be formed from a material that is formulated to be selectively converted to a silicon dioxide ("Si ⁇ 2 ")-based material by exposure to radiation.
- the SiO 2 -based material may include SiO 2 and derivatives thereof, such as alkylated or otherwise modified derivatives.
- the material of the photopatternable layer 4 may include an organosilicon photoresist material, such as a silicon polymer, a polysilyne, or a PSZ compound, and may be selected by one of ordinary skill in the art depending on the desired properties of the photopatternable layer 4.
- the term "polysilazane” or PSZ refers to an oligomer, cyclic, polycyclic, linear polymer or resinous polymer having multiple Si-N repeating units.
- the organosilicon photoresist material is a conventional PSZ compound.
- the photopatternable layer 4 may include a single organosilicon photoresist material or a mixture of organosilicon photoresist materials.
- the PSZ compound may be a single PSZ compound, a mixture of multiple types of PSZ compounds, or a PSZ copolymer.
- the SiO -based material into which the material of the photopatternable layer 4 may be selectively converted is a silsesquioxane material ("SSQ”), which has Si-O bonds.
- SSQ materials are known in the art and include, but are not limited to, hydrogen silsesquioxane ("HSQ”), methyl silsesquioxane (“MSQ”), polyhydrogen silsesquioxane (“pHSQ”), hydrio polysilsesquioxane (“H-PSSQ”), methyl polysilsesquioxane (“M-PSSQ”), and phenyl polysilsesquioxane (“P-PSSQ”).
- the SiO 2 -based material is MSQ.
- the photopatternable layer 4 may include a PAG to initiate the photochemical reaction that selectively converts the organosilicon photoresist material of the photopatternable layer 4 into the SiO 2 -based material.
- the PAG may be a triazine, an oxazole, an oxadiazole, a thiazole, a substituted 2-pyrone, a sulfone compound, a sulfonate compound, or an -onium salt compound, such as a diazonium salt, an iodonium salt, or a sulfonium salt, halide, or ester.
- the photopatternable layer 4 includes the PSZ compound and the PAG.
- the photopatternable layer 4 may be formed on the semiconductor substrate 2 by a conventional coating technique including, but not limited to, dip coating, bar coating, spin coating, roll coating, spray coating, and flow coating.
- the coating technique used to deposit the photopatternable layer 4 may depend on the material used in the photopatternable layer 4. h one embodiment, the photopatternable layer 4 is spin-coated onto the semiconductor substrate 2.
- the photopatternable layer 4 may be formed to a thickness of approximately 0.05 ⁇ m to 4 ⁇ m.
- a cap layer 6 may be formed over the photopatternable layer 4, as shown in
- the cap layer 6 prevents activation of the PAG by blocking radiation from passing into the photopatternable layer 4.
- the cap layer 6 may be formed from a highly light-absorbing or highly light-reflective material including, but not limited to, a DARC, a B ARC, and a metal coating. These coatings may be conventional inorganic or organic coatings.
- the cap layer 6 may include, but is not limited to, amorphous carbon (" ⁇ -carbon"), silicon carbide, titanium nitride ("TiN”), silicon nitride (“SiN”), and silicon oxynitride ("SiON").
- the cap layer 6 may be deposited by conventional deposition techniques. For instance, inorganic or metallic coatings may be deposited by CVD ("chemical vapor deposition"), vacuum deposition, or sputtering. Organic coatings may be deposited by spin coating.
- the cap layer 6 may be formed at a sufficient thickness to prevent radiation from passing into the photopatternable layer 4.
- the thickness of the cap layer 6 may be limited by the ability to etch the cap layer 6 during subsequent processing of the semiconductor device structure. For example, if the cap layer 6 is too thick, it may not be possible to etch the cap layer 6 as desired.
- the cap layer 6 may be thicker than approximately 10 nm (100 Angstroms ("A")). If the cap layer 6 is formed from ⁇ -carbon, it may be approximately 1000-2000 A thick. If the cap layer 6 is formed from SiON, the thickness may be less than approximately 400A. If the cap layer 6 is formed from a BARC, the thickness may be greater than approximately 300-3000A.
- a photoresist layer 8 may be formed over the cap layer 6, as illustrated in FIG. lC.
- the photoresist layer 8 may be formed from a conventional photoresist material that is capable of providing a high resolution pattern.
- the photoresist layer 8 may be formed from a photoresist material sensitive to a short wavelength, such as a wavelength ranging from approximately 100 nm to approximately 500 nm.
- the photoresist material may be sensitive to a wavelength of 193 nm or 248 nm.
- the photoresist layer 8 may be exposed to a first wavelength 10 of radiation through a mask (not shown).
- the first wavelength 10 of radiation may be UV radiation, DUV radiation, or X-ray radiation.
- the cap layer 6 may absorb or reflect the first wavelength 10, protecting the photopatternable layer 4 from undesirable exposure. Therefore, an intermediate semiconductor device structure that includes the cap layer 6 may be exposed to any wavelength of radiation as the first wavelength 10.
- the intermediate semiconductor device structure may be exposed to any wavelength of radiation, such as the wavelength that is most efficient to pattern the photoresist layer 8, and is not limited to the wavelength that is most efficient to initiate the PAG.
- the first wavelength ranges from approximately 100 nm to approximately 300 nm.
- the exposed portions of the photoresist layer 8 may be removed using a conventional developer solution, such as an aqueous solution of TMAH, choline, sodium silicate, sodium hydroxide, or potassium hydroxide. It is also contemplated that unexposed portions of the photoresist layer 8 may be removed, instead of the exposed portions, by utilizing a different developer solution that may be selected by one of ordinary skill in the art.
- the pattern in the photoresist layer 8 may be extended through the cap layer 6 to expose a portion of the photopatternable layer 4, as shown in FIG. ID. Since the high resolution photoresist is used in the photoresist layer 8, the pattern transferred to the photopatternable layer 4 may also have a high resolution.
- the intermediate semiconductor device structure may be exposed to a second wavelength 14 of radiation, as shown in FIG. IE.
- the second wavelength 14 may be a sufficient wavelength to activate the PAG in exposed portions of the photopatternable layer 4 and initiate the photochemical reaction.
- the second wavelength 14 may be the wavelength or wavelength range that most effectively activates the PAG.
- the second wavelength 14 of radiation may be UV radiation, DUV radiation, or X-ray radiation.
- the activated PAG may produce protons (or the acid) that react with the organosilicon photoresist material of the photopatternable layer 4.
- the photochemical reaction converts the exposed portions of the photopatternable layer 4 into SiO 2 -based portion 12 by cleaving Si-N bonds in the exposed portions of the photopatternable layer 4 and forming Si-O bonds. Since the PAG is only activated in the exposed portions, the photochemical reaction only occurs in these portions, causing selective conversion of the photopatternable layer 4 to the SiO 2 -based portion 12. Since the cap layer 6 overlies portions of the photopatternable layer 4, the intermediate semiconductor device structure may be patterned at any wavelength of radiation, without that radiation impacting the underlying, unexposed, portions of the photopatternable layer 4. However, the exposed portions of the photopatternable layer 4 may subsequently be selectively converted to the SiO 2 -based portion 12.
- the patterning and the conversion processes may be performed at a wavelength optimal for each process without compromising between achieving a high resolution pattern and efficient conversion of the photopatternable layer 4 to the SiO 2 - based portion 12.
- the photoresist layer 8 and the cap layer 6 may be removed from the intermediate semiconductor device structure by conventional wet or dry etching processes.
- the photoresist layer 8 and the cap layer 6 may be removed by an etching process that simultaneously removes both layers without etching the photopatternable layer 4.
- an oxygen plasma may be used to simultaneously remove the cap layer 6 and the photoresist layer 8.
- the cap layer 6 and the photoresist layer 8 may also be removed separately by multiple etching processes.
- the remaining portions of the photopatternable layer 4 may be converted to SiO 2 -based portions 12' by exposure to the appropriate wavelength of radiation, as shown in FIG. 1G. If desired, the SiO -based portions 12' may be subsequently converted to SiO 2 by conventional techniques, such as by ashing in oxygen at a temperature greater than approximately 200°C, followed by an anneal in oxygen or by a steam anneal.
- the cap layer 6 may remain on the semiconductor substrate 2 after the necessary photolithography and etching processes have been performed. For instance, if the material of the photopatternable layer 4 is sufficiently stable, it may not be necessary to convert the photopatternable layer 4 to the SiO 2 - based material to increase its stability and, therefore, it may not be necessary to remove the remaining portions of the cap layer 6.
- a self-aligned contact (“SAC") is formed.
- the SAC may be formed between transistor gate structures, such as in a DRAM memory cell array. As shown in FIG. 2A, the transistor gate structures 20 may be formed on the semiconductor substrate 22.
- transistor gate structures 20 are formed by conventional techniques and may include a plurality of layers, such as a polysilicon layer, a tungsten suicide layer, and a plurality of insulative layers.
- a photopatternable layer 24 may be deposited over the transistor gate structures 20 to fill in spaces between the transistor gate stmctures 20. Although two transistor gate structures 20 are shown in FIG. 2A, it is understood that any number of transistor gate structures 20 may be present.
- a cap layer 26 and photoresist layer 28 may be deposited over the photopatternable layer 24 and patterned as previously described to expose portions of the photopatternable layer 24.
- the exposed portions of the photopatternable layer 24 may be exposed to a first wavelength 25 of radiation.
- the exposed portions of the photopatternable layer 24 pattern may be exposed to the second wavelength 23 of radiation, which has a wavelength most effective to convert these portions to a SiO 2 -based material, to produce SiO 2 -based portion 27.
- the unexposed portions of the photopatternable layer 24 are protected by the cap layer 26 and, therefore, protons are not produced from the PAG in those portions.
- protons are not produced from the PAG in those portions.
- the SiO -based portion 27 may be removed using an etchant selective for the SiO 2 -based material, leaving a portion of the surface of the semiconductor substrate 22 exposed.
- the photoresist layer 28 and the cap layer 26 may be removed, as shown in FIGs. 2G and 2H, and remaining portions of the photopatternable layer 24 converted to SiO -based portions 27' by exposure to radiation.
- the SAC may be formed in the etched areas between the transistor gate structures 20.
- a contact layer of the SAC may be formed from polysilicon, copper, aluminum, tungsten suicide, or another conductive contact material.
- the cap layer described herein may be used to form additional semiconductor device structures including, but not limited to, self-aligned vias, dielectric layers, trenches, shallow trench isolation, conductors, insulators, capacitors, gates, and source/drain junctions. These semiconductor device structures may be used in the fabrication of semiconductor memory devices, such as dynamic random access memories (“DRAMs”), static random access memories (“SRAMs”), synchronous DRAMs (“SDRAMS”), FLASH memories, and other memory devices.
- DRAMs dynamic random access memories
- SRAMs static random access memories
- SDRAMS synchronous DRAMs
- FLASH memories FLASH memories
- the cap layer may be deposited, as previously described, over a first metal structure.
- the cap layer may include an antireflective coating, such as a DARC or TiN.
- a photopatternable layer including a PSZ compound and a PAG may be formed over the first metal structure and the cap layer.
- the photopatternable layer and the cap layer may be removed at locations from which the self-aligned via is to extend down from a second metal structure.
- a reflection of the radiation from the first metal structure may be used to enhance the activation of the PAG. This may be achieved by controlling an amount, or dose, of radiation reflected from the first metal structure. Only when the dose of radiation is sufficient may the PAG be sufficiently activated to convert the photopatternable layer to the SiO 2 -based material.
- the SiO 2 -based material may subsequently be removed to create the self- aligned via. Since formation of the self-aligned via depends on the reflection of radiation from the first metal structure, the resulting via is self-aligned.
- the cap layer may be used to isolate the patterning process and the conversion process so that conditions of each of these processes may be optimized without impacting the other process.
- the wavelength most optimal to performing the patterning process may be used to pattern the intermediate semiconductor device structure while the wavelength most optimal to converting the organosilicon photoresist material to the SiO 2 -based material may also be used.
- the cap layer prevents the radiation from penetrating into the photopatternable layer and, therefore, allows the intermediate semiconductor device structure to be exposed to wavelengths of radiation that were previously unusable. While the invention may be susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and have been described in detail herein. However, it should be understood that the invention is not intended to be limited to the particular forms disclosed. Rather, the invention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope thereof as defined by the following appended claims.
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP04751894.9A EP1623273B1 (en) | 2003-05-12 | 2004-05-11 | Use of spin-on, photopatternable, interplayer dielectric materials and intermediate semiconductor device structure utilizing the same |
CN2004800169885A CN1809788B (en) | 2003-05-12 | 2004-05-11 | Use of spin-on, photopatternable, interplayer dielectric materials and intermediate semiconductor device structure utilizing the same |
JP2006532955A JP4640657B2 (en) | 2003-05-12 | 2004-05-11 | Use of spin-on photopatternable interlayer dielectric materials and intermediate semiconductor device structures utilizing the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/435,791 | 2003-05-12 | ||
US10/435,791 US7060637B2 (en) | 2003-05-12 | 2003-05-12 | Methods of forming intermediate semiconductor device structures using spin-on, photopatternable, interlayer dielectric materials |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2004102274A2 true WO2004102274A2 (en) | 2004-11-25 |
WO2004102274A3 WO2004102274A3 (en) | 2005-09-09 |
Family
ID=33417006
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2004/014728 WO2004102274A2 (en) | 2003-05-12 | 2004-05-11 | Use of spin-on, photopatternable, interplayer dielectric materials and intermediate semiconductor device structure utilizing the same |
Country Status (7)
Country | Link |
---|---|
US (4) | US7060637B2 (en) |
EP (1) | EP1623273B1 (en) |
JP (1) | JP4640657B2 (en) |
KR (1) | KR100840138B1 (en) |
CN (1) | CN1809788B (en) |
TW (1) | TWI306545B (en) |
WO (1) | WO2004102274A2 (en) |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB0213695D0 (en) * | 2002-06-14 | 2002-07-24 | Filtronic Compound Semiconduct | Fabrication method |
US7060637B2 (en) * | 2003-05-12 | 2006-06-13 | Micron Technology, Inc. | Methods of forming intermediate semiconductor device structures using spin-on, photopatternable, interlayer dielectric materials |
US20040265748A1 (en) * | 2003-06-30 | 2004-12-30 | Robert Bristol | Pattern transfer of an extreme ultraviolet imaging layer via flood exposure of contact mask layer (EUV CML) |
US8901268B2 (en) | 2004-08-03 | 2014-12-02 | Ahila Krishnamoorthy | Compositions, layers and films for optoelectronic devices, methods of production and uses thereof |
US7429532B2 (en) * | 2005-08-08 | 2008-09-30 | Applied Materials, Inc. | Semiconductor substrate process using an optically writable carbon-containing mask |
US8003537B2 (en) * | 2006-07-18 | 2011-08-23 | Imec | Method for the production of planar structures |
US7622246B2 (en) * | 2006-09-22 | 2009-11-24 | Massachusetts Institute Of Technology | Contrast enhancing layers |
KR100886219B1 (en) * | 2007-06-07 | 2009-02-27 | 삼성전자주식회사 | Method of forming a fine pattern employing self-aligned double patterning |
KR100877107B1 (en) * | 2007-06-28 | 2009-01-07 | 주식회사 하이닉스반도체 | Method for fabricating interlayer dielectric in semiconductor device |
US8029971B2 (en) * | 2008-03-13 | 2011-10-04 | International Business Machines Corporation | Photopatternable dielectric materials for BEOL applications and methods for use |
US8323866B2 (en) * | 2008-07-08 | 2012-12-04 | Massachusetts Institute Of Technology | Inorganic resist sensitizer |
US8158338B2 (en) | 2008-07-08 | 2012-04-17 | Massachusetts Institute Of Technology | Resist sensitizer |
US8557877B2 (en) | 2009-06-10 | 2013-10-15 | Honeywell International Inc. | Anti-reflective coatings for optically transparent substrates |
US20110020753A1 (en) * | 2009-07-27 | 2011-01-27 | International Business Machines Corporation | Method for reversing tone of patterns on integrated circuit and patterning sub-lithography trenches |
CN102135733B (en) * | 2010-01-27 | 2012-12-05 | 中芯国际集成电路制造(上海)有限公司 | Method for removing photoresistance |
US8864898B2 (en) | 2011-05-31 | 2014-10-21 | Honeywell International Inc. | Coating formulations for optical elements |
US8703576B2 (en) | 2011-09-14 | 2014-04-22 | International Business Machines Corporation | Gap-fill keyhole repair using printable dielectric material |
US20130095431A1 (en) * | 2011-10-17 | 2013-04-18 | Shenzhen China Star Optoelectronics Technology Co., Ltd. | Fabricating method for controlling hole-wall angle of contact hole in lcd device |
DE102013003329A1 (en) | 2013-02-25 | 2014-08-28 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Silanes, hybrid polymers and photoresist with positive-resist behavior and method of preparation |
KR102399752B1 (en) * | 2013-09-04 | 2022-05-20 | 도쿄엘렉트론가부시키가이샤 | Uv-assisted stripping of hardened photoresist to create chemical templates for directed self-assembly |
KR102282997B1 (en) | 2014-09-05 | 2021-07-29 | 삼성디스플레이 주식회사 | Organic light emitting display device and method of manufacturing the same |
EP3194502A4 (en) | 2015-04-13 | 2018-05-16 | Honeywell International Inc. | Polysiloxane formulations and coatings for optoelectronic applications |
US11676855B2 (en) * | 2020-02-26 | 2023-06-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Patterning interconnects and other structures by photo-sensitizing method |
CN114839843A (en) * | 2022-07-04 | 2022-08-02 | 上海传芯半导体有限公司 | Light source structure of projection type photoetching machine, projection type photoetching machine and photoetching process |
Family Cites Families (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59149025A (en) | 1983-02-16 | 1984-08-25 | Hitachi Ltd | Manufacture of semiconductor device |
US4551370A (en) * | 1983-03-31 | 1985-11-05 | Union Carbide Corporation | Shirred casing stick article with end closure and method for making the same |
JPS60245138A (en) * | 1984-05-18 | 1985-12-04 | Matsushita Electric Ind Co Ltd | Forming method of silicon oxide film |
JPS6314432A (en) | 1986-07-07 | 1988-01-21 | Nippon Telegr & Teleph Corp <Ntt> | Pattern formation |
US4770739A (en) * | 1987-02-03 | 1988-09-13 | Texas Instruments Incorporated | Bilayer photoresist process |
JPH01129417A (en) * | 1987-11-16 | 1989-05-22 | Oki Electric Ind Co Ltd | Formation of fine pattern in semiconductor element |
US5407782A (en) * | 1991-09-06 | 1995-04-18 | Kawasaki Steel Corporation | Method of forming resist pattern in a multilayer resist |
JP3034090B2 (en) * | 1991-09-30 | 2000-04-17 | 触媒化成工業株式会社 | Pattern formation method |
JP3407330B2 (en) | 1993-04-30 | 2003-05-19 | オリンパス光学工業株式会社 | Optical system support device |
JP2791858B2 (en) * | 1993-06-25 | 1998-08-27 | 株式会社半導体エネルギー研究所 | Semiconductor device manufacturing method |
JP4637303B2 (en) * | 1995-12-28 | 2011-02-23 | Azエレクトロニックマテリアルズ株式会社 | Method for producing polysilazane |
JPH09232428A (en) * | 1996-02-28 | 1997-09-05 | Hitachi Ltd | Manufacturing method for semiconductor device |
KR100238252B1 (en) * | 1996-09-13 | 2000-01-15 | 윤종용 | Method for curing sog layer |
US5716882A (en) | 1996-10-28 | 1998-02-10 | Vanguard International Semiconductor Corp. | Method for forming a DRAM capacitor by forming a trench in a polysilicon layer |
EP0942330A1 (en) * | 1998-03-11 | 1999-09-15 | Applied Materials, Inc. | Process for depositing and developing a plasma polymerized organosilicon photoresist film |
US6232235B1 (en) * | 1998-06-03 | 2001-05-15 | Motorola, Inc. | Method of forming a semiconductor device |
JP2000031118A (en) * | 1998-07-08 | 2000-01-28 | Toshiba Corp | Formation of pattern |
US6350706B1 (en) * | 1998-09-03 | 2002-02-26 | Micron Technology, Inc. | Process for using photo-definable layers in the manufacture of semiconductor devices and resulting structures of same |
JP3141855B2 (en) * | 1998-10-01 | 2001-03-07 | 日本電気株式会社 | Method for manufacturing semiconductor device |
TW495494B (en) * | 1998-10-05 | 2002-07-21 | Tonengeneral Sekiyu Kk | Photosensitive polysilazane composition and method of forming patterned polysilazane film |
US20040081912A1 (en) * | 1998-10-05 | 2004-04-29 | Tatsuro Nagahara | Photosensitive polysilazane composition and method of forming patterned polysilazane film |
US6426127B1 (en) * | 1999-12-28 | 2002-07-30 | Electron Vision Corporation | Electron beam modification of perhydrosilazane spin-on glass |
KR100362834B1 (en) * | 2000-05-02 | 2002-11-29 | 삼성전자 주식회사 | Method for forming oxide layer in semiconductor manufacturing process and semiconductor device manufactured by using the same |
US6420084B1 (en) * | 2000-06-23 | 2002-07-16 | International Business Machines Corporation | Mask-making using resist having SIO bond-containing polymer |
JP3421009B2 (en) * | 2000-09-28 | 2003-06-30 | クラリアント ジャパン 株式会社 | Photosensitive composition for interlayer insulating film and method for forming patterned interlayer insulating film |
KR100804444B1 (en) | 2000-08-31 | 2008-02-20 | 에이제토 엘렉토로닉 마티리알즈 가부시키가이샤 | A method of forming a patterned polysilazane film and a method of burning a radiation sensitive polysilazane coating film |
US6479405B2 (en) * | 2000-10-12 | 2002-11-12 | Samsung Electronics Co., Ltd. | Method of forming silicon oxide layer in semiconductor manufacturing process using spin-on glass composition and isolation method using the same method |
EP1478682A4 (en) | 2001-11-15 | 2005-06-15 | Honeywell Int Inc | Anti-reflective coatings for photolithography and methods of preparation thereof |
US6803660B1 (en) * | 2003-01-29 | 2004-10-12 | International Business Machines Corporation | Patterning layers comprised of spin-on ceramic films |
US7060637B2 (en) * | 2003-05-12 | 2006-06-13 | Micron Technology, Inc. | Methods of forming intermediate semiconductor device structures using spin-on, photopatternable, interlayer dielectric materials |
-
2003
- 2003-05-12 US US10/435,791 patent/US7060637B2/en not_active Expired - Lifetime
-
2004
- 2004-05-06 TW TW93112737A patent/TWI306545B/en active
- 2004-05-11 CN CN2004800169885A patent/CN1809788B/en active Active
- 2004-05-11 EP EP04751894.9A patent/EP1623273B1/en active Active
- 2004-05-11 JP JP2006532955A patent/JP4640657B2/en not_active Expired - Fee Related
- 2004-05-11 KR KR1020057021564A patent/KR100840138B1/en active IP Right Grant
- 2004-05-11 WO PCT/US2004/014728 patent/WO2004102274A2/en active Application Filing
-
2006
- 2006-03-29 US US11/391,774 patent/US7855154B2/en active Active
- 2006-05-11 US US11/432,739 patent/US7678460B2/en active Active
-
2010
- 2010-11-22 US US12/951,196 patent/US8486612B2/en not_active Expired - Fee Related
Non-Patent Citations (1)
Title |
---|
None |
Also Published As
Publication number | Publication date |
---|---|
US8486612B2 (en) | 2013-07-16 |
CN1809788A (en) | 2006-07-26 |
US7678460B2 (en) | 2010-03-16 |
CN1809788B (en) | 2010-04-28 |
TWI306545B (en) | 2009-02-21 |
US20060172079A1 (en) | 2006-08-03 |
US20060205236A1 (en) | 2006-09-14 |
US20040229050A1 (en) | 2004-11-18 |
EP1623273A2 (en) | 2006-02-08 |
US20110065050A1 (en) | 2011-03-17 |
US7855154B2 (en) | 2010-12-21 |
KR20060003094A (en) | 2006-01-09 |
KR100840138B1 (en) | 2008-06-23 |
JP2007503730A (en) | 2007-02-22 |
TW200508033A (en) | 2005-03-01 |
WO2004102274A3 (en) | 2005-09-09 |
US7060637B2 (en) | 2006-06-13 |
EP1623273B1 (en) | 2015-06-24 |
JP4640657B2 (en) | 2011-03-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7855154B2 (en) | Methods of forming intermediate semiconductor device structures using spin-on, photopatternable, interlayer dielectric materials | |
US7078351B2 (en) | Photoresist intensive patterning and processing | |
US8153350B2 (en) | Method and material for forming high etch resistant double exposure patterns | |
US7157755B2 (en) | Polymer sacrificial light absorbing structure and method | |
US7256136B2 (en) | Self-patterning of photo-active dielectric materials for interconnect isolation | |
US6787452B2 (en) | Use of amorphous carbon as a removable ARC material for dual damascene fabrication | |
US7223517B2 (en) | Lithographic antireflective hardmask compositions and uses thereof | |
US8877430B2 (en) | Methods of producing structures using a developer-soluble layer with multilayer technology | |
US20100068656A1 (en) | High etch resistant material for double patterning | |
US20050079705A1 (en) | Process for producing semiconductor device and semiconductor device | |
US7175966B2 (en) | Water and aqueous base soluble antireflective coating/hardmask materials | |
JPWO2009054413A1 (en) | Method for manufacturing semiconductor device | |
US20080073321A1 (en) | Method of patterning an anti-reflective coating by partial etching | |
US8323871B2 (en) | Antireflective hardmask composition and a method of preparing a patterned material using same | |
JP2004064089A (en) | Manufacture of dual damascene wiring of fine electronic element using inorganic filler which does not contain hybrid type low dielectric constant substance and carbon | |
US7883835B2 (en) | Method for double patterning a thin film | |
KR20180037764A (en) | Method of manufacuturing semiconductor device | |
US7811747B2 (en) | Method of patterning an anti-reflective coating by partial developing | |
JP2001176788A (en) | Pattern-forming method and semiconductor device | |
US20230154750A1 (en) | Photoresist and Method | |
KR100772699B1 (en) | Method for forming semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2006532955 Country of ref document: JP Ref document number: 1020057021564 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2004751894 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 20048169885 Country of ref document: CN |
|
WWP | Wipo information: published in national office |
Ref document number: 1020057021564 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2004751894 Country of ref document: EP |