WO2005027384A1 - Frequency domain equalizer for wireless communications system - Google Patents

Frequency domain equalizer for wireless communications system Download PDF

Info

Publication number
WO2005027384A1
WO2005027384A1 PCT/CA2004/001564 CA2004001564W WO2005027384A1 WO 2005027384 A1 WO2005027384 A1 WO 2005027384A1 CA 2004001564 W CA2004001564 W CA 2004001564W WO 2005027384 A1 WO2005027384 A1 WO 2005027384A1
Authority
WO
WIPO (PCT)
Prior art keywords
fft
phase
signal
tap
tracking
Prior art date
Application number
PCT/CA2004/001564
Other languages
French (fr)
Inventor
Aryan Saed
Original Assignee
Icefyre Semiconductor Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Icefyre Semiconductor Corporation filed Critical Icefyre Semiconductor Corporation
Priority to AT04761728T priority Critical patent/ATE503327T1/en
Priority to JP2006525580A priority patent/JP4495159B2/en
Priority to KR1020067005050A priority patent/KR101078089B1/en
Priority to EP04761728A priority patent/EP1665698B1/en
Priority to DE602004031956T priority patent/DE602004031956D1/en
Publication of WO2005027384A1 publication Critical patent/WO2005027384A1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006Arrangements for removing intersymbol interference
    • H04L25/03159Arrangements for removing intersymbol interference operating in the frequency domain
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/01Equalisers
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/76Pilot transmitters or receivers for control of transmission or for equalising
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B7/00Radio transmission systems, i.e. using radiation field
    • H04B7/005Control of transmission; Equalising
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/26Systems using multi-frequency codes
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006Arrangements for removing intersymbol interference
    • H04L2025/0335Arrangements for removing intersymbol interference characterised by the type of transmission
    • H04L2025/03375Passband transmission
    • H04L2025/03414Multicarrier
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006Arrangements for removing intersymbol interference
    • H04L2025/03433Arrangements for removing intersymbol interference characterised by equaliser structure
    • H04L2025/03439Fixed structures
    • H04L2025/03522Frequency domain
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/26Systems using multi-frequency codes
    • H04L27/2601Multicarrier modulation systems
    • H04L27/2647Arrangements specific to the receiver only
    • H04L27/2655Synchronisation arrangements
    • H04L27/2657Carrier synchronisation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/26Systems using multi-frequency codes
    • H04L27/2601Multicarrier modulation systems
    • H04L27/2647Arrangements specific to the receiver only
    • H04L27/2655Synchronisation arrangements
    • H04L27/2662Symbol synchronisation

Definitions

  • the present invention relates to wireless communications and is particularly applicable, but not limited to, devices and modules for correcting errors introduced to a wireless signal after its transmission.
  • OFDM Orthogonal Frequency Division Multiplexing
  • a time domain OFDM signal consists of frames of samples corresponding to the data symbols (data frames), each frame preceded by a cylic prefix of known length (a guard frame).
  • FFT Fast Fourier Transform
  • transmitted radio waves comprise of a number of subcarrier signals are reflected off various surfaces.
  • the signal received at a base station may come from different directions (depending on reflections) with different strength (depending on attenuations), and the receiver sees only the combinations of all these reflections.
  • This phenomenon is called multipath.
  • the main problem of multipath is that it creates delay spread. Depending on the number of reflections and the propagation speed in different signals, all these signals generally do not arrive exactly at the same time at the receiver.
  • the main technique to overcome delay spread is equalization.
  • An equalizer attempts to invert or correct the effects of transmission distortion and signal processing errors.
  • an equalizer is a digital circuit that attempts to estimate the distortion due to the signal propagation through different paths, which effects each component's relative timings, phase and strength.
  • the equalizer estimates the distortion and removes the distortion.
  • a digital equalizer is often implemented as a time-domain digital finite response filter (FIR) adaptive taps, or as a frequency domain filter with an adaptive tap for each frequency point of concern.
  • FIR time-domain digital finite response filter
  • a data symbol baring 64 samples is preceded by a 16 sample cyclic prefix, yielding a total of 80 samples.
  • a 64-point FFT is applied to a frame of 64 samples (an FFT frame).
  • an FFT framing offset with respect to the start of the data frame is applied. With an FFT framing offset of 5 samples, the FFT frame of length 64 would then start at the 12 sample of the guard frame and end at the 59 th sample of the data frame.
  • An FFT offset is, in fact, a negative delay of the FFT frames with respect to the data frames.
  • the offset therefore introduces a phase rotation corresponding to that delay, a rotation which is in addition to any other phase and gain distortion already present in the channel without the delay. It is the sum of these distortions which an equalizer attempts to correct .
  • the channel distortions include distortion due to multipath, as well as distortions due to the analogue and digital signal processing in the transmitter and receiver.
  • phase rotation due to the delay causes a linear distortion on the real and imaginary components of each subcarrier's channel estimate, which makes channel estimate smoothing difficult if not impossible.
  • Equalizers for wireless communications systems are known in the art.
  • Adaptive Frequency Domain Equalizer Circuits, Systems and Methods For Discrete Multitone Based Digital Subscriber Line issued May 14, 2002 and assigned to Texas Instruments Inc..
  • This patent illustrates a channel equalization system using a combined frequency domain equalizer for use in a digital subscriber line (DSL) modem.
  • the system adjusts for amplitude and phase distortions in a received signal but does not does not address possible errors introduced by residual carrier frequency offsets, and residual sampling frequency offsets. It is also not adapted for a wireless network utilizing OFDM.
  • the present invention provides a frequency domain equalizer which compensates for undesirable effects on received radio signals introduced by either signal processing or by the transmission medium.
  • the equalizer multiples the complex received signal after transformation into the frequency domain with a complex corrective signal that compensates for these effects.
  • a time-varying tap corrective signal corrects for time-varying channel effects (i.e. channel distortions), a timing tracking signal corrects for sampling frequency offset errors, and a phase tracking signal corrects for carrier frequency offset errors.
  • the tap corrective signal is generated by calculating an initial tap value and applying a sign least mean squares (LMS) process or algorithm to the received signal while both the phase tracking signal and the timing tracking signal are derived from the pilot tones of each OFDM data symbol.
  • LMS sign least mean squares
  • a frequency domain equalization system to compensate for wireless communication time-varying channel effects, residual carrier frequency offset and sampling frequency offset arising in a received complex signal
  • an equalizer tap calculation circuit cooperating with an equalizer tap tracking circuit for correcting the time- varying channel effects; a phase tracking circuit for correcting the residual carrier frequency offset; and a timing tracking circuit for correcting the sampling frequency offset
  • the received complex signal is inputted from a Fast Fourier Transform (FFT) circuit and a corrected complex signal is outputted to a soft decision mapper; and wherein a corrective tap signal is produced in the equalizer tap calculation circuit for use in correcting the complex signal; and wherein four pilot signals are generated for use in the phase and timing tracking circuits.
  • FFT Fast Fourier Transform
  • a method of correcting a received complex signal comprising: estimating a channel response from long sequence training symbols FFT 1 and FFT 2 contained in a received data packet preamble; processing pilot tones in successive data symbols associated with the FFT 1 and FFT 2 long sequence training symbols to evaluate carrier frequency offset and sampling frequency offset; compensating for any of the carrier frequency or sampling frequency offset in said next received data packet; tracking channel distortion during subsequent reception of data packets; and modifying the channel response to compensate for any detected distortion.
  • Figure 1 depicts multipath and delay in a wireless system
  • Figure 2 depicts a block diagram of a digital receiver in accordance with the present invention
  • Figure 3 depicts a block diagram of a digital demodulator integral to the digital receiver of Figure 2;
  • Figure 4 depicts a block diagram of a digital demodulator back end integral to the digital demodulator of Figure 3;
  • Figure 5 depicts a timing overview of the equalization process integral to the present invention
  • Figure 6 depicts the equalizer tap calculation (channel estimation) circuit
  • Figure 7 depicts the equalizer tap tracking circuit
  • Figure 8(a) depicts the phase tracking circuit
  • Figure 8(b) depicts the phase predictor circuit integral to the phase tracking circuit of Figure 8(a).
  • Figure 9 depicts the timing tracking circuit.
  • FIG. 2 there is depicted a digital receiver 2 in which the present invention is housed.
  • the preferred digital receiver 2 may be, for example, the ICE5350 Digital Receiver offered by IceFyre Semiconductor Inc. which performs all the physical layer functions defined in the IEEE 802.1 la standard, but the invention is not meant to be limited to this receiver.
  • the digital receiver 2 is located between the RF Receiver Front End 4 and the Physical Medium Access Control (PHY/MAC) 6.
  • the RF Receiver Front End connects to antennae A and B.
  • the two main blocks within the digital receiver 2 are the digital demodulator 8 and the baseband decoder 10.
  • the digital demodulator 82 recovers the baseband signal by removing carrier offsets, timing offsets, compensating for the channel impairments and demapping the digitally modulated signal. This block is located between the analog-to-digital interface (not shown) and the baseband interface (not shown).
  • the baseband decoder 10 de-interleaves the baseband signal, provides error correction through the soft-decision Viterbi algorithm and unscrambles the corrected bit stream to be passed through the PHY/MAC 6. This block is located between the baseband interface (not shown) and the PHY/MAC interface (not shown).
  • FIG. 3 depicts the digital demodulator 8 of Figure 1.
  • the analog to digital interface is located at block ADCs/ DACs 12.
  • the baseband interface can also be seen in the figure at the soft decision demapper 14.
  • the digital demodulator 8 is distinctly divided into two parts by the Fast Fourier Transform (FFT) circuit 16.
  • FFT Fast Fourier Transform
  • DFE digital demodulator front-end
  • DBE digital demodulator back- end
  • the invention of the present invention is provided in the digital demodulator back-end 20.
  • the DBE performs all digital signal processing (DSP) functions from the FFT circuit 16 output to the soft decision demapper 14 input.
  • DSP digital signal processing
  • the DBE functions as an equalizer (EQ) (depicted generally at 22) with integrated timing and phase tracking circuitry (depicted at 24 and 26 respectively).
  • the phase tracking circuit 26 is nested with the timing tracking circuit 24. All of this functionality is accomplished completely in the frequency domain i.e. after the FFT circuit 16. This is advantageous as the control signals are more easily derived from the frequency domain, where the pilot signals are readily available to reveal phase and timing error i.e. they are a product of the FFT circuit 16. Applying the correction after the FFT circuit 16 also servers to avoid the latency of the FFT circuit 16.
  • the equalizer also includes equalizer tap calculation circuitry 28 and equalizer tap tracking circuitry 30.
  • the equalizer compensates each of 52 complex subcarriers of each OFDM symbol for time-varying channel effects, residual carrier frequency offset and residual sampling frequency offset. It accomplishes these functions by estimating an initial channel response from the complex data received in two symbols transmitted in the long sequence training preamble of a data packet. It then processes four pilot tones in each successive data symbol to evaluate carrier frequency offset and sampling frequency offset. Any detected offsets result in the next received symbol being compensated for the above effects.
  • the equalizer tracks changing channel distortion and modifies the calculated taps (discussed below) to minimize the error for each subcarrier received.
  • the 52 complex subcarriers are received from the FFT circuit 16 and after equalization presents the equalized subcarriers to the soft decision dempapper 18 in time-division multiplexed even and odd, in-phase and quadrature subcarrier data buses.
  • the FFT load signals repeat every 80 clock periods. For a 20 Mhz clock, this time represents the symbol period of the received OFDM data.
  • the first symbol that is processed is FFT 1 of the long sequence training symbol, followed by FFT 2 of the long sequence training symbol.
  • the complex subcarriers of these two symbols are averaged on a per subcarrier basis, then presented to the equalizer tap calculation circuit 28 within the equalizer for initial channel estimation and tap initialization.
  • Each subcarrier has one associated complex tap that, once initialized, is used to correct for static and time- varying channel effects.
  • the tap corrective signal is generated by calculating an initial tap value and applying a least mean squares (LMS) process or algorithm to the received subcarriers.
  • LMS least mean squares
  • the taps are used to correct the FFT subcarrier data starting with the SIGNAL symbol.
  • the timing-tracking calculations are initialized at the beginning of each packet.
  • the 52 complex timing-tracking offset correction values are preset based on the FFT framing offset, and hence the offset is transparent to the equlalizer tap calculation circuit.
  • the phase-tracking calculation is initialized at packet start by initializing a complex register value.
  • four pilot tone subcarriers are extracted and reordered into subcarrier order.
  • a phase tracking rotor is calculated from these four pilot tone subcarriers and applied to the next data symbol.
  • the timing-tracking calculations also calculate new timing- tracking offset correction values (in the form of a time tracking rotor) from the same four pilot tone subcarriers and apply these values to the next data symbol on a subcarrier basis.
  • the amplitude and phase distortion as seen by the equalizer tap calculation circuit 28 in each data and pilot subcarrrier translate to equalizer tap values.
  • Tap values are the complex inverse of the channel estimate.
  • the complex inverse returns inverse amplitude and a conjugate angle.
  • Channel estimation is performed by comparing (at 34) the received amplitude and phase of the transmitted long symbol 36 with a reference amplitude and phase which is the local replica of the long symbol at the receiver. Comparison is performed by multiplying (demodulating) (at 38) the received value in each subcarrier with the local long symbol. Averaging (at 40) over FFT 1 and FFT 2 precedes the multiplication (at 38), in order to enhance the estimate under zero-mean noise conditions.
  • spectral smoothing (at 42). Since the degree of correlation of noise between subcarriers is well below the degree of correlation of the channel phase and magnitude between subcarriers, an averaging across subcarriers provides additional enhancement. Spectral smoothing is performed through three-tap or five-tap complex moving average across the data and pilot subcarriers, with special consideration of the band edges. Under some harsh conditions, whereby deep nulls cause severe linear distortion, smoothing may, to some degree, have an adverse effect. Under such circumstances, no smoothing or smoothing with only three taps is preferable. In contrast, under flat channel conditions, smoothing delivers significant improvement and five taps are preferred. The smoothing circuit can be programmed to allow for such selections.
  • Any non-zero symbol delay i.e. FFT framing offset
  • FFT framing offset i.e. FFT framing offset
  • a phase rotation manifests itself as a cosine and sine shaped distortion, and a spectrum that is otherwise sufficiently fit for smoothing, becomes unfit. Since a significant share of the non-zero symbol delay is known and intentional, appropriate timing correction is applied to the input to the channel estimator. This correction is performed by the timing recovery circuit, when it is preset and held during the long symbol.
  • equalizer tap tracking circuit 30 is more fully depicted.
  • the function of the equalizer tap tracker 30 is to refine tap values, track residual phase and timing error, and track channel variations. Tap updating is performed with a running time average of a sheer error (shown at 44). The tap update allows the equalizer to adjust the taps to an expanding and diminishing constellation, as well as a rotating constellation. It compensates for phase lag and amplitude distortions by the timing and phase tracking circuits to be discussed later. It also refines (at 46) the initial tap values obtained from channel estimation, a typically imperfect estimation due to noise. Tap tracking can be turned on and off as required. The signal that drives the tap values is provided by the slicer 48.
  • the slicer 48 returns the complex difference (error) between the constellation value at its input and the nearest odd integer constellation point corresponding to the applicable constellation size. This error is normalized (at 50) based on the constellation size prior to being used for updating (at 52) the tap value. Time averaging is essential to reduce tap jitter, and such averaging is accomplished through scaling of the normalized slicer 48.
  • Figure 8(a) depicts in greater detail the phase tracking circuit 26, while
  • Figure 8(b) depicts a phase predictor circuit integral to the phase tracking circuit 26.
  • the purpose of the phase tracking circuit 26 is to correct for residual carrier frequency offset, after adjustments by the digital front-end numerically controlled oscillator (DFE-NCO) (shown as 32 in Figure 4). Residual offsets are a result of inaccurate offset estimations during the short symbol and the long symbol in the preamble.
  • the DFE-NCO corrects sufficiently for the FFT, yet additional correction after the FFT is needed, especially for packets of intermediate to maximum length, and packets with higher density constellations.
  • the phase error causes the constellations to rotate up to a few degrees per symbol. Although the equalizer would be capable of tracking this residual rotation, phase tracking using four pilots is more robust under noisy conditions.
  • the equalizer adaptation is thus capable of operating with a time constant too slow to track the phase error.
  • the circuit tracks the phase across the four equalized pilots 54 using time averaging (at 56) and averaging across the pilots as well as phase prediction (at 58).
  • the pilot equalizer taps do not adapt, and hence the rotation is entirely visible to the phase tracking circuit.
  • a rotor 60 which represents the reverse drift is applied to the pilot and data subcarriers in a feed forward manner.
  • the timing tracking circuit 24 is depicted.
  • the function of this circuit is to track timing error due to sampling frequency offset.
  • the received signal is sampled at the ADC 12 ( Figure 3) with a clock derived from the device clock (not shown) of the digital receiver 2 ( Figure 2).
  • a difference in clock frequency between the clock used for transmission and the clock used for sampling in the receiver manifests itself as a stretching or shrinking of the received baseband spectrum.
  • This stretch or shrinkage causes a subcarrier frequency offset, which increases with the distance of the subcarrier from direct current.
  • Such a timing offset causes a phase rotation similar to that of a carrier frequency offset, but the speed of the offset varies per subcarrier.
  • This timing error causes the constellations to rotate up to 0.5 degrees per symbol in the outer most carrier.
  • the equalizer would be capable of tracking this residual rotation, timing tracking using four pilots is more robust under noisy conditions.
  • the equalizer adaptation is thus capable of operating with a time constant too slow to track the timing error.
  • the circuit tracks the phase across the four equalized pilots using time averaging (at 64) across the pilots.
  • the pilot equalizer taps do not adapt, and hence the rotation is entirely visible to the phase tracking circuit 26.
  • a main rotor phase (at 66) which represents the reverse timing drift, is used as the basis for calculating an individual rotor phase for each subcarrier.
  • the individual rotors are applied to the pilot and data subscribers in a feed back manner.
  • the timing tracking circuit is also used to undo the phase rotation due to an intentional FFT framing offset into the guard interval. Correction of the phase before the equalizer tap calculation is required for the spectral smoothing circuit.
  • the initial phase of the main rotor is read from a register, and it is not updated by the circuit during the long symbol. Thereafter, the timing tracking circuit will update the rotor.
  • the training symbols consist of two FFT frames with fixed and known binary phase shift keying (BPSK) modulation in each subcarrier. Transmission of data symbols follows the transmission of training symbols.
  • BPSK binary phase shift keying
  • M corresponds to the size of the FFT;
  • the equalizer output is denormalised with a constellation denormalisation factor, which for 16-QAM equals vlO , and slicing is performed based on real and imaginary decision boundaries at 0 and + 2 while selecting the nearest ideal 16-QAM constellation point with ideal real component values of ⁇ 1 and ⁇ 3 , and with ideal imaginary component values of + 1 and ⁇ 3.
  • the 16 possible values for D(Ko,n) are thus ⁇ l ⁇ lj , ⁇ l ⁇ 3j , ⁇ 3 ⁇ 3 / and + 3 ⁇ ly " ;
  • the above steps effectively update the phase of a phase correction rotor exp (-j ), whereby phase is obtained by averaging the common phase error of the pilots.
  • V(n) sum(imag(Z(7 ⁇ p,n Jsign(7i ) ) (i.e. sum for all Kp considering the sign of each value of Kp)
  • the phase can be approximated by the sum of the imaginary component of the pilots.
  • the sign of the phase error for positive frequencies is negated in regards to the sign of the phase error for negative frequencies;
  • the Signal Symbol is to be treated as a data symbol.
  • the phase correction circuit ensures that the timing correction circuit is presented with demodulated pilots that are substantially void of a common phase error, allowing the extraction of a timing error related phase by summing the imaginary parts of the phasors while considering the sign of their frequency index.
  • the timing correction circuit ensures that the phase correction circuit as well as the timing correction circuit itself are presented with demodulated pilots that are substantially void of a timing error related pilot phase error, allowing the approximation of the timing error related pilot phase error by the imaginary component of the pilot phase.
  • the present invention may be implemented as a combination of both hardware and software.
  • the present invention can be implemented as a series of computer readable instructions stored in a microprocessor - a digital signal processor (DSP) ideally suited to the numerically-intensive requirements of equalization as discussed above.
  • the computer readable instructions may be programmed in a procedural programming language (e.g. "C") or an object oriented language (e.g. "C++").
  • the series of computer instructions embody all or part of the functionality previously described herein.
  • the present invention may be implemented entirely in hardware such as an integrated circuit for use in a digital receiver.
  • Embodiments of the present invention may also be implemented as a computer program product for use with a computer system.
  • Such implementation may include a series of computer instructions fixed either on a tangible medium, such as a computer readable medium (e.g., a diskette, CD-ROM, ROM, or fixed disk) or transmittable to a computer system, via a modem or other interface device, such as a communications adapter connected to a network over a medium.
  • a computer readable medium e.g., a diskette, CD-ROM, ROM, or fixed disk
  • the medium may be either a tangible medium (e.g., optical or electrical communications lines) or a medium implemented with wireless techniques (e.g., microwave, infrared or other transmission techniques).
  • Such a computer program product may be distributed as a removable medium with accompanying printed or electronic documentation (e.g., shrink wrapped software), preloaded with a computer system (e.g., on system ROM or fixed disk), or distributed from a server over the network (e.g., the Internet or World Wide Web).
  • printed or electronic documentation e.g., shrink wrapped software
  • a computer system e.g., on system ROM or fixed disk
  • a server e.g., the Internet or World Wide Web

Abstract

The present invention relates to wireless communications and is particularly applicable to devices and modules for correcting errors introduced to a wireless signal after its transmission. An equalizer is provided which compensates for undesirable effects on received radio signals introduced by either signal processing or by the transmission medium. In operation, the equalizer multiples the complex received signal with a complex corrective signal that compensates for these effects. A tap corrective signal corrects for time-varying channel effects (i.e. channel distortions), a timing tracking signal corrects for carrier frequency offset errors, and a phase tracking signal corrects for sampling frequency offset errors.

Description

FREQUENCY DOMAIN EQUALIZER FOR WIRELESS COMMUNICATIONS SYSTEM
BACKGROUND OF THE INVENTION
Field of Invention
[0001] The present invention relates to wireless communications and is particularly applicable, but not limited to, devices and modules for correcting errors introduced to a wireless signal after its transmission.
Description of the Related Prior Art
[0002] The ongoing revolution in communications technology has led to advances in wireless or radio technology. Wireless technology is currently being used in such disparate fields as wireless computer networks and wireless telephony. One technology which has been favoured for these applications is called Orthogonal Frequency Division Multiplexing (OFDM). As will be appreciated by those in the art, Frequency Division Multiplexing (FDM) involves using different frequencies to carry different signals, but this normally also involves providing a large "guard band" between the different frequencies. With OFDM, intersymbol interference (ISI) or interference between the different signals due to the closeness of their carrier frequencies is reduced as a special set of signals is used to build the transmitted composite signal. As a result of this feature, smaller guard bands are required and a more efficient use of bandwidth/resources can be achieved.
[0003] While OFDM has been successful in increasing the amount of data which is now transmitted over wireless links, much like any wireless technology, it is still subject to the limitations of the medium. Since signals are transmitted by radio waves, these signals may still suffer from not only distortions introduced by the act of transmission itself, but also from possible errors introduced by signal processing. Time-varying channel distortions, residual carrier frequency offsets, and residual sampling frequency offsets can distort and corrupt each OFDM signal. [0004] A time domain OFDM signal consists of frames of samples corresponding to the data symbols (data frames), each frame preceded by a cylic prefix of known length (a guard frame). At the input of the Fast Fourier Transform (FFT), the time domain signal is framed in accordance with the positioning of the data and guard frames in the signal.
[0005] Referring to Figure 1, in a typical operating environment, transmitted radio waves comprise of a number of subcarrier signals are reflected off various surfaces. As a result, the signal received at a base station may come from different directions (depending on reflections) with different strength (depending on attenuations), and the receiver sees only the combinations of all these reflections. This phenomenon is called multipath. The main problem of multipath is that it creates delay spread. Depending on the number of reflections and the propagation speed in different signals, all these signals generally do not arrive exactly at the same time at the receiver. The main technique to overcome delay spread is equalization. An equalizer attempts to invert or correct the effects of transmission distortion and signal processing errors. More specifically, an equalizer is a digital circuit that attempts to estimate the distortion due to the signal propagation through different paths, which effects each component's relative timings, phase and strength. The equalizer estimates the distortion and removes the distortion. A digital equalizer is often implemented as a time-domain digital finite response filter (FIR) adaptive taps, or as a frequency domain filter with an adaptive tap for each frequency point of concern.
[0006] More specifically, under the IEEE 802.11a standard relating to low power wireless devices, a data symbol baring 64 samples is preceded by a 16 sample cyclic prefix, yielding a total of 80 samples. A 64-point FFT is applied to a frame of 64 samples (an FFT frame). To reduce inter-symbol-interference, an FFT framing offset with respect to the start of the data frame is applied. With an FFT framing offset of 5 samples, the FFT frame of length 64 would then start at the 12 sample of the guard frame and end at the 59th sample of the data frame.
[0007] An FFT offset is, in fact, a negative delay of the FFT frames with respect to the data frames. When applied during channel estimation, the offset therefore introduces a phase rotation corresponding to that delay, a rotation which is in addition to any other phase and gain distortion already present in the channel without the delay. It is the sum of these distortions which an equalizer attempts to correct . The channel distortions include distortion due to multipath, as well as distortions due to the analogue and digital signal processing in the transmitter and receiver.
[0008] The phase rotation due to the delay causes a linear distortion on the real and imaginary components of each subcarrier's channel estimate, which makes channel estimate smoothing difficult if not impossible.
[0009] Equalizers for wireless communications systems are known in the art.
For example, US 6,327,302 entitled "Systems and Methods of Digital Wireless Communication Using Equalization" issued December 4, 2001 and assigned to Ericsson Inc., describes a method and apparatus to accomplish fast adaptive equalization of a wireless communication channel utilizing time varying adaptive filter coefficients and convergence parameters. Although the technique described in this patent for a time domain equalizer works adequately, it is focused solely on overcoming channel distortions and does not address possible errors introduced by residual carrier frequency offsets, and residual sampling frequency offsets.
[00010] Another prior art equalizer is described in US 6,389,062 entitled
Adaptive Frequency Domain Equalizer Circuits, Systems and Methods For Discrete Multitone Based Digital Subscriber Line" issued May 14, 2002 and assigned to Texas Instruments Inc.. This patent illustrates a channel equalization system using a combined frequency domain equalizer for use in a digital subscriber line (DSL) modem. The system adjusts for amplitude and phase distortions in a received signal but does not does not address possible errors introduced by residual carrier frequency offsets, and residual sampling frequency offsets. It is also not adapted for a wireless network utilizing OFDM.
[00011] Based on the above, there is therefore a need for a device which overcomes channel distortions and compensates for possible errors introduced by residual carrier frequency offsets and residual sampling frequency offsets. Ideally, such a device can compensate for all three deleterious effects, while being self- contained and monolithic.
SUMMARY OF THE INVENTION
[00012] The present invention provides a frequency domain equalizer which compensates for undesirable effects on received radio signals introduced by either signal processing or by the transmission medium. In operation, the equalizer multiples the complex received signal after transformation into the frequency domain with a complex corrective signal that compensates for these effects. A time-varying tap corrective signal corrects for time-varying channel effects (i.e. channel distortions), a timing tracking signal corrects for sampling frequency offset errors, and a phase tracking signal corrects for carrier frequency offset errors. The tap corrective signal is generated by calculating an initial tap value and applying a sign least mean squares (LMS) process or algorithm to the received signal while both the phase tracking signal and the timing tracking signal are derived from the pilot tones of each OFDM data symbol. Separate phase tracking and timing tracking circuits produce the phase tracking and timing tracking corrective signals.
[00013] In accordance with one aspect of the invention, there is provided a frequency domain equalization system to compensate for wireless communication time-varying channel effects, residual carrier frequency offset and sampling frequency offset arising in a received complex signal comprising: an equalizer tap calculation circuit cooperating with an equalizer tap tracking circuit for correcting the time- varying channel effects; a phase tracking circuit for correcting the residual carrier frequency offset; and a timing tracking circuit for correcting the sampling frequency offset, wherein the received complex signal is inputted from a Fast Fourier Transform (FFT) circuit and a corrected complex signal is outputted to a soft decision mapper; and wherein a corrective tap signal is produced in the equalizer tap calculation circuit for use in correcting the complex signal; and wherein four pilot signals are generated for use in the phase and timing tracking circuits. [00014] In accordance with another aspect of the invention there is provided in a wireless communications system, a method of correcting a received complex signal comprising: estimating a channel response from long sequence training symbols FFT 1 and FFT 2 contained in a received data packet preamble; processing pilot tones in successive data symbols associated with the FFT 1 and FFT 2 long sequence training symbols to evaluate carrier frequency offset and sampling frequency offset; compensating for any of the carrier frequency or sampling frequency offset in said next received data packet; tracking channel distortion during subsequent reception of data packets; and modifying the channel response to compensate for any detected distortion.
[00015] The advantage of the present invention is now readily apparent. An equalizer with integrated timing recovery and phase tracking is provided which operates in the frequency domain.
BRIEF DESCRIPTION OF THE RELATED PRIOR ART
[00016] A better understanding of the invention will be obtained by considering the detailed description below, with reference to the following drawings in which:
Figure 1 depicts multipath and delay in a wireless system;
Figure 2 depicts a block diagram of a digital receiver in accordance with the present invention;
Figure 3 depicts a block diagram of a digital demodulator integral to the digital receiver of Figure 2;
Figure 4 depicts a block diagram of a digital demodulator back end integral to the digital demodulator of Figure 3;
Figure 5 depicts a timing overview of the equalization process integral to the present invention; Figure 6 depicts the equalizer tap calculation (channel estimation) circuit;
Figure 7 depicts the equalizer tap tracking circuit;
Figure 8(a) depicts the phase tracking circuit;
Figure 8(b) depicts the phase predictor circuit integral to the phase tracking circuit of Figure 8(a); and
Figure 9 depicts the timing tracking circuit.
DESCRIPTION OF THE PREFERRED EMBODIMENT
[00017] Referring to Figure 2, there is depicted a digital receiver 2 in which the present invention is housed. The preferred digital receiver 2 may be, for example, the ICE5350 Digital Receiver offered by IceFyre Semiconductor Inc. which performs all the physical layer functions defined in the IEEE 802.1 la standard, but the invention is not meant to be limited to this receiver. The digital receiver 2 is located between the RF Receiver Front End 4 and the Physical Medium Access Control (PHY/MAC) 6. The RF Receiver Front End connects to antennae A and B. As shown in the drawing, the two main blocks within the digital receiver 2 are the digital demodulator 8 and the baseband decoder 10. The digital demodulator 82 recovers the baseband signal by removing carrier offsets, timing offsets, compensating for the channel impairments and demapping the digitally modulated signal. This block is located between the analog-to-digital interface (not shown) and the baseband interface (not shown). The baseband decoder 10 de-interleaves the baseband signal, provides error correction through the soft-decision Viterbi algorithm and unscrambles the corrected bit stream to be passed through the PHY/MAC 6. This block is located between the baseband interface (not shown) and the PHY/MAC interface (not shown).
[00018] Figure 3 depicts the digital demodulator 8 of Figure 1. As shown in the diagram, the analog to digital interface is located at block ADCs/ DACs 12. The baseband interface can also be seen in the figure at the soft decision demapper 14. It can also be seen in the figure that the digital demodulator 8 is distinctly divided into two parts by the Fast Fourier Transform (FFT) circuit 16. To the left is the digital demodulator front-end (DFE) 18, while to the right is the digital demodulator back- end (DBE) 20. The invention of the present invention is provided in the digital demodulator back-end 20.
[00019] Referring to Figure 4, an overview of the DBE is depicted. The DBE performs all digital signal processing (DSP) functions from the FFT circuit 16 output to the soft decision demapper 14 input. As will be more fully described below, in particular, the DBE functions as an equalizer (EQ) (depicted generally at 22) with integrated timing and phase tracking circuitry (depicted at 24 and 26 respectively). As can be seen in the Figure the phase tracking circuit 26 is nested with the timing tracking circuit 24. All of this functionality is accomplished completely in the frequency domain i.e. after the FFT circuit 16. This is advantageous as the control signals are more easily derived from the frequency domain, where the pilot signals are readily available to reveal phase and timing error i.e. they are a product of the FFT circuit 16. Applying the correction after the FFT circuit 16 also servers to avoid the latency of the FFT circuit 16. As shown in the drawing, the equalizer also includes equalizer tap calculation circuitry 28 and equalizer tap tracking circuitry 30.
[00020] In general, the equalizer compensates each of 52 complex subcarriers of each OFDM symbol for time-varying channel effects, residual carrier frequency offset and residual sampling frequency offset. It accomplishes these functions by estimating an initial channel response from the complex data received in two symbols transmitted in the long sequence training preamble of a data packet. It then processes four pilot tones in each successive data symbol to evaluate carrier frequency offset and sampling frequency offset. Any detected offsets result in the next received symbol being compensated for the above effects. During data packet reception the equalizer tracks changing channel distortion and modifies the calculated taps (discussed below) to minimize the error for each subcarrier received. The 52 complex subcarriers are received from the FFT circuit 16 and after equalization presents the equalized subcarriers to the soft decision dempapper 18 in time-division multiplexed even and odd, in-phase and quadrature subcarrier data buses. [00021] Referring to Figure 5, a timing overview of the equalizer of the present invention is provided. The FFT load signals repeat every 80 clock periods. For a 20 Mhz clock, this time represents the symbol period of the received OFDM data. The first symbol that is processed is FFT 1 of the long sequence training symbol, followed by FFT 2 of the long sequence training symbol. The complex subcarriers of these two symbols are averaged on a per subcarrier basis, then presented to the equalizer tap calculation circuit 28 within the equalizer for initial channel estimation and tap initialization. Each subcarrier has one associated complex tap that, once initialized, is used to correct for static and time- varying channel effects. The tap corrective signal is generated by calculating an initial tap value and applying a least mean squares (LMS) process or algorithm to the received subcarriers. The taps are used to correct the FFT subcarrier data starting with the SIGNAL symbol. Within the timing-tracking circuit 24, the timing-tracking calculations are initialized at the beginning of each packet. The 52 complex timing-tracking offset correction values are preset based on the FFT framing offset, and hence the offset is transparent to the equlalizer tap calculation circuit. Within the phase tracking circuit 26, the phase-tracking calculation is initialized at packet start by initializing a complex register value. During the SIGNAL symbol, four pilot tone subcarriers are extracted and reordered into subcarrier order. A phase tracking rotor is calculated from these four pilot tone subcarriers and applied to the next data symbol. The timing-tracking calculations also calculate new timing- tracking offset correction values (in the form of a time tracking rotor) from the same four pilot tone subcarriers and apply these values to the next data symbol on a subcarrier basis.
[00022] With respect to the equalizer tap calculation, the amplitude and phase distortion as seen by the equalizer tap calculation circuit 28 in each data and pilot subcarrrier translate to equalizer tap values. Tap values are the complex inverse of the channel estimate. The complex inverse returns inverse amplitude and a conjugate angle. Referring to Figure 6, greater detail of the equalizer tap calculation circuit 28 is given. Channel estimation is performed by comparing (at 34) the received amplitude and phase of the transmitted long symbol 36 with a reference amplitude and phase which is the local replica of the long symbol at the receiver. Comparison is performed by multiplying (demodulating) (at 38) the received value in each subcarrier with the local long symbol. Averaging (at 40) over FFT 1 and FFT 2 precedes the multiplication (at 38), in order to enhance the estimate under zero-mean noise conditions.
[00023] Further enhancement of the estimate is obtained through spectral smoothing (at 42). Since the degree of correlation of noise between subcarriers is well below the degree of correlation of the channel phase and magnitude between subcarriers, an averaging across subcarriers provides additional enhancement. Spectral smoothing is performed through three-tap or five-tap complex moving average across the data and pilot subcarriers, with special consideration of the band edges. Under some harsh conditions, whereby deep nulls cause severe linear distortion, smoothing may, to some degree, have an adverse effect. Under such circumstances, no smoothing or smoothing with only three taps is preferable. In contrast, under flat channel conditions, smoothing delivers significant improvement and five taps are preferred. The smoothing circuit can be programmed to allow for such selections. Any non-zero symbol delay (i.e. FFT framing offset) after symbol framing at the input to the FFT circuit 16 will emerge as a phase rotation of the estimated spectrum. A phase rotation manifests itself as a cosine and sine shaped distortion, and a spectrum that is otherwise sufficiently fit for smoothing, becomes unfit. Since a significant share of the non-zero symbol delay is known and intentional, appropriate timing correction is applied to the input to the channel estimator. This correction is performed by the timing recovery circuit, when it is preset and held during the long symbol.
[00024] Referring to Figure 7, the equalizer tap tracking circuit 30 is more fully depicted. The function of the equalizer tap tracker 30 is to refine tap values, track residual phase and timing error, and track channel variations. Tap updating is performed with a running time average of a sheer error (shown at 44). The tap update allows the equalizer to adjust the taps to an expanding and diminishing constellation, as well as a rotating constellation. It compensates for phase lag and amplitude distortions by the timing and phase tracking circuits to be discussed later. It also refines (at 46) the initial tap values obtained from channel estimation, a typically imperfect estimation due to noise. Tap tracking can be turned on and off as required. The signal that drives the tap values is provided by the slicer 48. At each symbol and for each data subcarrier, the slicer 48 returns the complex difference (error) between the constellation value at its input and the nearest odd integer constellation point corresponding to the applicable constellation size. This error is normalized (at 50) based on the constellation size prior to being used for updating (at 52) the tap value. Time averaging is essential to reduce tap jitter, and such averaging is accomplished through scaling of the normalized slicer 48.
[00025] Figure 8(a) depicts in greater detail the phase tracking circuit 26, while
Figure 8(b) depicts a phase predictor circuit integral to the phase tracking circuit 26. The purpose of the phase tracking circuit 26 is to correct for residual carrier frequency offset, after adjustments by the digital front-end numerically controlled oscillator (DFE-NCO) (shown as 32 in Figure 4). Residual offsets are a result of inaccurate offset estimations during the short symbol and the long symbol in the preamble. The DFE-NCO corrects sufficiently for the FFT, yet additional correction after the FFT is needed, especially for packets of intermediate to maximum length, and packets with higher density constellations. The phase error causes the constellations to rotate up to a few degrees per symbol. Although the equalizer would be capable of tracking this residual rotation, phase tracking using four pilots is more robust under noisy conditions. The equalizer adaptation is thus capable of operating with a time constant too slow to track the phase error. The circuit tracks the phase across the four equalized pilots 54 using time averaging (at 56) and averaging across the pilots as well as phase prediction (at 58). Importantly, the pilot equalizer taps do not adapt, and hence the rotation is entirely visible to the phase tracking circuit. For correction, a rotor 60 which represents the reverse drift is applied to the pilot and data subcarriers in a feed forward manner.
[00026] Referring to Figure 9, the timing tracking circuit 24 is depicted. The function of this circuit is to track timing error due to sampling frequency offset. The received signal is sampled at the ADC 12 (Figure 3) with a clock derived from the device clock (not shown) of the digital receiver 2 (Figure 2). A difference in clock frequency between the clock used for transmission and the clock used for sampling in the receiver, manifests itself as a stretching or shrinking of the received baseband spectrum. This stretch or shrinkage causes a subcarrier frequency offset, which increases with the distance of the subcarrier from direct current. Such a timing offset causes a phase rotation similar to that of a carrier frequency offset, but the speed of the offset varies per subcarrier. This timing error causes the constellations to rotate up to 0.5 degrees per symbol in the outer most carrier.
[00027] Although the equalizer would be capable of tracking this residual rotation, timing tracking using four pilots is more robust under noisy conditions. The equalizer adaptation is thus capable of operating with a time constant too slow to track the timing error. The circuit tracks the phase across the four equalized pilots using time averaging (at 64) across the pilots. Importantly, the pilot equalizer taps do not adapt, and hence the rotation is entirely visible to the phase tracking circuit 26. For correction, a main rotor phase (at 66) which represents the reverse timing drift, is used as the basis for calculating an individual rotor phase for each subcarrier. The individual rotors are applied to the pilot and data subscribers in a feed back manner. The timing tracking circuit is also used to undo the phase rotation due to an intentional FFT framing offset into the guard interval. Correction of the phase before the equalizer tap calculation is required for the spectral smoothing circuit. The initial phase of the main rotor is read from a register, and it is not updated by the circuit during the long symbol. Thereafter, the timing tracking circuit will update the rotor.
[00028] As will be appreciated by those in the art, within the frequency domain, a complex FFT output can be represented by X(K,n) where time n=l..N OFDM FFT frames (OFDM symbols), including training symbols, and where K is the subcarrier index. More specifically, in accordance with IEEE 802.11a, active sub- carrier indices are frequency indices K=-26..0..26 (52 sub-carriers), among which pilot sub-carrier indices are Kp=-14,-7, 7,14 (i.e. 4 pilots). Data sub-carrier indices are KD= -26..-15 , -13..-8 , -6..-1 , 1..6 , 8..13 , 15..26 (i.e. 48 data carriers). The training symbols consist of two FFT frames with fixed and known binary phase shift keying (BPSK) modulation in each subcarrier. Transmission of data symbols follows the transmission of training symbols.
[00029] The processing steps for channel estimation, adaptive equalization, and phase and timing tracking are will now be now explained in more detail with reference to Figures 4 and 6 to 9, where the circled numbers represent the portion of the depicted circuit where the steps defined below are performed: (a) Perform the following during reception of the training symbols:
101. Reset a symbol counter to n =7 ;
102. For each subcarrier, initialize a complex timing correction T(K,n) based on the FFT framing offset: set T(K,l)=exp( -j 2 pi K d / M) whereby d is the FFT framing offset (samples, d>0) and Mis the size of the FFT frame (samples). Typically M corresponds to the size of the FFT;
103. Reset a phase correction P(n) : set P(l) =0;
104. For each subcarrier, reset a channel estimation accumulator A (K,n) : set A(K,1)=0-
105. For each subcarrier, apply the timing correction to the output of the FFT X(K,n): X'(K,n)=T(K,n) X(K,n);
106. For each sub-carrier, accumulate the received training symbol: A(K,n)=A(K,n)+X'(K,n);
107. Maintain (freeze) the phase correction: P(n+l)=P(n);
108. Maintain (freeze) the timing correction: T(K, n+l)= T(K, n) ;
109. Increment the symbol counter: set n = n+1;
110. Repeat steps 105 to 109 for the duration of all training symbols. In the above the transmitted training symbols are assumed to be constant over time;
111. For each subcarrier, calculate a channel estimate C(K) = A(K,n)/L(k)/(n-l) whereby L(K) is the transmitted training symbol;
112. Optionally, smooth the channel estimate to obtain a spectrally smoothed channel estimate C'(K) for each subcarrier;
113. For each subcarrier calculate initial equalizer taps W(K, n) =1/C '(K) .
[00032] In IEEE 802.1 la, the training symbols consist of two FFT frames in a so-called Long Symbol. Therefore, we proceed with n=3. Also, the training symbol L(k) is BPSK (values of +1 and -1) and therefore the division by L(K) in step 111 can be replaced by a multiplication with L(K), arriving at C(K) = A(K,n)L(k)/2.
(b) Perform the following processing related to the equalizer during reception of the data symbols: 114. For each subcarrier, apply the timing correction to the output of the FFT X'(K, n)=T(K, n) X(K, n);
115. Demodulate the pilot carriers with their known modulation M(Kp,n), (again assuming that the modulation is BPSK, multiplication suffices) and apply the equaliser: X' '(KP,n) = X '(KP,n)M(KP,n) W(KP,n);
116. For each pilot carrier apply the phase correction: Z(Kp,n)=X"(KP,n) P(n);
117. For each data carrier, apply the phase correction: Y(KD,n)=X'(KD,n)P(n);
118. For each data carrier , apply the equalizer: Z(KD, n) = Y(KD, n) W(KD, n) ;
119. For each data carrier , apply a constellation denormalisation factor F: Z'(KD,n) = FZ(KD,n);
120. For each data carrier, perform a hard decision based on the equalizer output Z(KD,Π). This is accomplished by slicing the equalizer output based on the constellation at hand to obtaining the decision result D(KD,Π). For instance, for a 16-Quadrature Amplitude Modulation (QAM - a combination of amplitude modulation and phase shift keying) sub-carrier that is normalised to an average power level equaling one, the equalizer output is denormalised with a constellation denormalisation factor, which for 16-QAM equals vlO , and slicing is performed based on real and imaginary decision boundaries at 0 and + 2 while selecting the nearest ideal 16-QAM constellation point with ideal real component values of ± 1 and ± 3 , and with ideal imaginary component values of + 1 and ± 3. The 16 possible values for D(Ko,n) are thus ±l ±lj , ±l ± 3j , ± 3 ± 3 / and + 3 ±ly" ;
121. For each data carrier, calculate a complex slicer error E(KD,Π) whereby E(KD,n) = Z(KD,n) - D(KD,n);
122. For each data carrier, apply a constellation normalisation factor 1/E: E'(KD,n) = (1/F) E(KD,n);
123. For each data carrier, calculate an equalizer tap update w(Kn,n): W(KD,Π)= E'(Kj ,n)coni(sign(Y(KD,n))) in which is an update paramter, the value of which is a tradeoff between speed and tap jitter. A suitable setting is conj(x) returns the complex conjugate of x, and sign( x ) returns the complex sign of x, being ± 1 ± j ;
124. Update the equalizer taps for the data carriers: W(KD,Π+1) = W(KD,n) + w(KD,n)
[00032] As an alternative to the two multiplications for denormalization by F and normalization by 1/F, it is possible to incorporate factor F in the equalizer taps. This is performed when the modulation changes. For instance, after a BPSK symbol and before a subsequent 16-QAM symbol all equalizer taps are multiplied with VΪ0 . As can be seen in Figure 4, the equalizer tap multiplier is present but the denormalization multiplier is absent. In this arrangement, the denormalization factor is incorporated in the equalizer taps. This is in contrast to Figure 7 where two separate multiplications are performed for normalization and denormalization.
(c) Perform the following processing related to the phase correction during reception of the data symbols:
125. Calculate a common phase rotation by summing over the demodulated and equalised complex pilots: S(n) = sum( X"(KP,n) ) (ie sum for all KP). For 802.11a this yields S(n)= S(7,n)) + S(14,n) + S(-7,n) + S(- 14,n);
126. Filter the common phase rotation with a complex Low Pass Filter, e.g. implemented by two Leaky Integrators (LI), one for the real part of S(n) and one for its imaginary part. The LI is a first order Infinite Impulse Response (IIR) with coefficient D : S'(n)= S(n)+(1- )S'(n-l) Initialize the LI with S'(2)=0;
127. Apply a predictor to reduce the impact of the Low Pass Filter delay: S"(n) = 2S'(n) -S'(n-1);
128. In preparation for the next iteration, update the phase correction to be the complex conjugate of the predictor output: P(n+l)=conj(S "(n)); [00032] The above steps effectively update the phase of a phase correction rotor exp (-j ), whereby phase is obtained by averaging the common phase error of the pilots.
(d) Perform the following processing related to the timing correction during reception of the data symbols:
129. For each pilot carrier at the input to the timing tracking circuit , determine the sign of its frequency index and then sum the imaginary parts of the pilots multiplied by the sign of their indices: V(n)= sum(imag(Z(7ζp,n Jsign(7i ) ) (i.e. sum for all Kp considering the sign of each value of Kp)
For 802.11a this yields V(n)= imag(Z(7,« ) + imag Z( 4,n)) - imag(Z(- 7,n)) -imag(Z(-14,n))
Considering that the feedback timing correction keeps the timing error induced phase of the pilots at this point in the circuit small, the phase can be approximated by the sum of the imaginary component of the pilots. Consider also that, for a given delay, the sign of the phase error for positive frequencies is negated in regards to the sign of the phase error for negative frequencies;
130. Filter the common phase rotation with a Low Pass Filter, e.g. a Leaky Integrator (LI) which is a first order IIR with coefficients and and apply a gain to obtain a phase increment V'(n)V'(n)==V(n)+(l-)V'(n-l)) The above arrangement allows each of the filter coefficients and the gain to be approximated by a power of two, removing the need for a fixed point multiplier in favour of a binary shifter. Suggested values are
131. Accumulate the phase increment to obtain the phase of the timing correction: V"(n)=V"(n-l)+V'(n) Initialize with V"(3)=0; 132. In preparation for the next iteration, convert the phase to an individual conjugate rotor for each subcarrier: T(K,n+l) = exp(-j V"(n) iζ).This step is best performed with a CORDIC circuit;
133. Increment the symbol counter: n~n+l; and
134. Repeat steps 114 to 133 for the duration of all data symbols.
[00033] In IEEE 802.1 la the Long Symbol is followed first by a BPSK Signal
Symbol before the data symbols. Within the context of the above, the Signal Symbol is to be treated as a data symbol.
[00034] The phase correction circuit ensures that the timing correction circuit is presented with demodulated pilots that are substantially void of a common phase error, allowing the extraction of a timing error related phase by summing the imaginary parts of the phasors while considering the sign of their frequency index.
[00035] The timing correction circuit ensures that the phase correction circuit as well as the timing correction circuit itself are presented with demodulated pilots that are substantially void of a timing error related pilot phase error, allowing the approximation of the timing error related pilot phase error by the imaginary component of the pilot phase.
[00036] The present invention may be implemented as a combination of both hardware and software. In particular, the present invention can be implemented as a series of computer readable instructions stored in a microprocessor - a digital signal processor (DSP) ideally suited to the numerically-intensive requirements of equalization as discussed above. The computer readable instructions may be programmed in a procedural programming language (e.g. "C") or an object oriented language (e.g. "C++"). The series of computer instructions embody all or part of the functionality previously described herein. Alternately, the present invention may be implemented entirely in hardware such as an integrated circuit for use in a digital receiver. [00037] Embodiments of the present invention may also be implemented as a computer program product for use with a computer system. Such implementation may include a series of computer instructions fixed either on a tangible medium, such as a computer readable medium (e.g., a diskette, CD-ROM, ROM, or fixed disk) or transmittable to a computer system, via a modem or other interface device, such as a communications adapter connected to a network over a medium. The medium may be either a tangible medium (e.g., optical or electrical communications lines) or a medium implemented with wireless techniques (e.g., microwave, infrared or other transmission techniques). It is expected that such a computer program product may be distributed as a removable medium with accompanying printed or electronic documentation (e.g., shrink wrapped software), preloaded with a computer system (e.g., on system ROM or fixed disk), or distributed from a server over the network (e.g., the Internet or World Wide Web).
[00038] Although various exemplary embodiments of the invention have been disclosed, it should be apparent to those skilled in the art that various changes and modifications can be made which will achieve some of the advantages of the invention without departing from the true scope of the invention.
[00039] A person understanding this invention may now conceive of alternative structures and embodiments or variations of the above all of which are intended to fall within the scope of the invention as defined in the claims that follow.

Claims

We claim:
1. A frequency domain equalization system to compensate for wireless communication time-constant and time-varying channel effects, residual carrier frequency offset and sampling frequency offset arising in a received complex signal comprising:
(a) an equalizer tap calculation circuit cooperating with an equalizer tap tracking circuit for correcting said time-constant and time-varying channel effects;
(b) a phase tracking circuit for correcting said residual carrier frequency offset; and
(d) a timing tracking circuit for correcting said sampling frequency offset, wherein said received complex signal is inputted from a Fast Fourier Transform (FFT) circuit and a corrected complex signal is outputted to a soft decision demapper; and wherein a corrective tap signal is generated in said equalizer tap calculation circuit for use in correcting said complex signal; and wherein pilot signals are extracted for use in said phase and timing tracking circuits.
2. The frequency domain equalization system of claim 1 wherein said complex signal comprises 52 complex subcarriers.
3. The frequency domain equalization system of claim 2 wherein said corrective tap signal is generated by applying a sign least mean squares algorithm to said 52 complex subcarriers.
4. The frequency domain equalization system of claim 3 wherein said equalizer tap tracking circuit further includes a slicer and wherein said equalizer tap tracking circuit updates said corrective tap signal with a running time average of a slicer error.
5. The frequency domain equalization system of claim 1 wherein respective corrective tap signals are calculated for each subcarrier associated with said received complex signal.
6. The frequency domain equalization system of claim 1 wherein said equalizer tap calculation circuit also performs spectral smoothing.
7. The frequency domain equalization system of claim 1 wherein said timing tracking circuit tracks the phases of said pilot signals using time averaging.
8. The frequency domain equalization system of claim 2 wherein a respective phase and timing rotor is applied to said pilots and said 52 complex subcarriers for correction of said received complex signal.
9. The frequency domain equalization system of claim 1 wherein four pilot signals are calculated.
10. The frequency domain equalization system of claim 1 wherein said phase tracking circuit is nested within said timing tracking circuit.
11. In a wireless digital receiver, a method of correcting a received complex signal comprising:
(a) estimating a channel response from long sequence training symbols FFT 1 and FFT 2 contained in a received data packet preamble;
(b) processing pilot tones in each of said FFT 1 and FFT 2 long sequence training symbols to evaluate carrier frequency offset and sampling frequency offset;
(c) compensating for any of said carrier frequency or sampling frequency offset in a subsequently received data packet;
(d) tracking channel distortion during subsequent reception of data packets; and
(e) modifying said channel response to compensate for any detected distortion.
12. The method of claim 11 wherein said step of channel estimation is performed by comparing the received amplitude and phase of said long sequence training symbols FFT 1 and FFT 2 with a reference.
13. The method of claim 12 wherein said step of comparing further comprises averaging over said long sequence training symbols FFT 1 and FFT 2 and demodulating each subcarrier associated with said received complex signal.
14. The method of claim 11 wherein said step of estimating further comprises producing a corrective tap signal and applying said corrective tap signal to said received long sequence training symbols FFT 1 and FFT 2.
15. The method of claim 14 wherein said step of tracking comprises refining said corrective tap signal by tracking residual phase and timing error, and channel variations.
16. The method of claim 14 wherein said step of estimating further comprises spectral smoothing.
17. The method of claim 11 wherein said step of compensating further comprises applying respective phase and timing rotors to said pilots and subcarriers associated with said received complex signal to correct said respective carrier frequency and sampling frequency offsets.
18. The method of claim 17 wherein said step of processing further comprises tracking the phase across said pilot tones using time averaging.
19. The method of claim 11 wherein said step of processing further comprises sampling said received complex signal at an analogue to digital converter (ADC) with a clock associated with said digital receiver and determining a difference in clock frequency between said digital receiver clock and a clock associated with a transmitter.
PCT/CA2004/001564 2003-09-12 2004-08-26 Frequency domain equalizer for wireless communications system WO2005027384A1 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
AT04761728T ATE503327T1 (en) 2003-09-12 2004-08-26 COMPENSATION OF FREQUENCY AND TIME SHIFT
JP2006525580A JP4495159B2 (en) 2003-09-12 2004-08-26 Frequency domain equalizer for wireless communication system
KR1020067005050A KR101078089B1 (en) 2003-09-12 2004-08-26 Frequency domain equalizer for wireless communications system
EP04761728A EP1665698B1 (en) 2003-09-12 2004-08-26 Frequency and timing offset compensation
DE602004031956T DE602004031956D1 (en) 2003-09-12 2004-08-26 Compensation of frequency and time shift

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/661,147 2003-09-12
US10/661,147 US7362802B2 (en) 2003-09-12 2003-09-12 Frequency domain equalizer for wireless commuications system

Publications (1)

Publication Number Publication Date
WO2005027384A1 true WO2005027384A1 (en) 2005-03-24

Family

ID=34273812

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CA2004/001564 WO2005027384A1 (en) 2003-09-12 2004-08-26 Frequency domain equalizer for wireless communications system

Country Status (8)

Country Link
US (2) US7362802B2 (en)
EP (1) EP1665698B1 (en)
JP (1) JP4495159B2 (en)
KR (1) KR101078089B1 (en)
CN (1) CN101048955A (en)
AT (1) ATE503327T1 (en)
DE (1) DE602004031956D1 (en)
WO (1) WO2005027384A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101267244B (en) * 2007-03-14 2012-07-18 卓胜微电子(上海)有限公司 Timing tracking method

Families Citing this family (61)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7362802B2 (en) 2003-09-12 2008-04-22 Zarbana Digital Fund Llc Frequency domain equalizer for wireless commuications system
US7251283B2 (en) * 2003-10-20 2007-07-31 Mediatek, Inc. Timing offset compensation in orthogonal frequency division multiplexing systems
US7327803B2 (en) 2004-10-22 2008-02-05 Parkervision, Inc. Systems and methods for vector power amplification
US7355470B2 (en) 2006-04-24 2008-04-08 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including embodiments for amplifier class transitioning
US7532667B2 (en) * 2004-11-05 2009-05-12 Interdigital Technology Corporation Pilot-directed and pilot/data-directed equalizers
US7916797B2 (en) * 2004-12-11 2011-03-29 Electronics And Telecommunications Research Institute Residual frequency, phase, timing offset and signal amplitude variation tracking apparatus and methods for OFDM systems
GB2424805B (en) * 2005-03-30 2007-02-28 Toshiba Res Europ Ltd Efficient channel tracking in packet based OFDM systems
US7684473B2 (en) * 2005-06-01 2010-03-23 Qualcomm Incorporated Receiver for wireless communication network with extended range
US7856068B1 (en) * 2005-06-28 2010-12-21 Ralink Technology Corporation Nested preamble for multi input multi output orthogonal frequency division multiplexing
JP2009502097A (en) * 2005-07-19 2009-01-22 トムソン ライセンシング Adaptive equalizer tap step size
US7764741B2 (en) * 2005-07-28 2010-07-27 Broadcom Corporation Modulation-type discrimination in a wireless communication network
US7852951B2 (en) * 2005-09-30 2010-12-14 Intel Corporation Multicarrier receiver for multiple-input multiple-output wireless communication systems and method
US7911272B2 (en) 2007-06-19 2011-03-22 Parkervision, Inc. Systems and methods of RF power transmission, modulation, and amplification, including blended control embodiments
US8013675B2 (en) 2007-06-19 2011-09-06 Parkervision, Inc. Combiner-less multiple input single output (MISO) amplification with blended control
US7983350B1 (en) * 2005-10-25 2011-07-19 Altera Corporation Downlink subchannelization module
SG132516A1 (en) * 2005-11-10 2007-06-28 Oki Techno Ct Singapore Pte A system and method for performing ls equalization on a signal in an ofdm system
US7873111B2 (en) * 2005-12-13 2011-01-18 Motorola Mobility, Inc. Method and system for synchoronizing a receiver in an OFDM system
US8031804B2 (en) 2006-04-24 2011-10-04 Parkervision, Inc. Systems and methods of RF tower transmission, modulation, and amplification, including embodiments for compensating for waveform distortion
US7937106B2 (en) 2006-04-24 2011-05-03 ParkerVision, Inc, Systems and methods of RF power transmission, modulation, and amplification, including architectural embodiments of same
US7995665B2 (en) * 2006-06-26 2011-08-09 Ralink Technology (Singapore) Corporation Pte. Ltd. Method and apparatus for reception in a multi-input-multi-output (MIMO) orthogonal frequency domain modulation (OFDM) wireless communication system
US7933323B2 (en) * 2006-09-29 2011-04-26 Broadcom Corporation Method and system for performing timing recovery in a digital communication system
WO2008144017A1 (en) 2007-05-18 2008-11-27 Parkervision, Inc. Systems and methods of rf power transmission, modulation, and amplification
WO2009005768A1 (en) 2007-06-28 2009-01-08 Parkervision, Inc. Systems and methods of rf power transmission, modulation, and amplification
US7817736B2 (en) * 2007-06-29 2010-10-19 Texas Instruments Incorporated Correcting for carrier frequency offset in multi-carrier communication systems
US7970082B2 (en) * 2007-06-29 2011-06-28 Texas Instruments Incorporated Frequency offset correction when decoding a packet encoded in a frequency modulated signal
US7912157B2 (en) 2008-04-04 2011-03-22 Newport Media, Inc. Symmetric pilot processing for robust timing offset and frequency offset estimation in ISDB-T and ISDB-TSB receivers
US7944999B2 (en) * 2008-04-04 2011-05-17 Newport Media, Inc. Robust fine frequency and time estimation in mobile multimedia multicast system receivers
WO2009145887A1 (en) 2008-05-27 2009-12-03 Parkervision, Inc. Systems and methods of rf power transmission, modulation, and amplification
JP5394212B2 (en) * 2008-12-19 2014-01-22 トムソン ライセンシング How to insert data, how to read the inserted data
CN102415069A (en) * 2009-04-23 2012-04-11 皇家飞利浦电子股份有限公司 Frequency offset and channel gain tracking for enhanced transmission efficiency
US8306153B2 (en) * 2009-09-21 2012-11-06 Techwell Llc Method and system for tracking phase in a receiver for 8VSB
US8265184B2 (en) * 2009-11-18 2012-09-11 Wi-Lan, Inc. Digital communications receiver and method of estimating residual carrier frequency offset in a received signal
US8416889B2 (en) * 2009-11-27 2013-04-09 Dora S.P.A. Method of estimating transmission channel response and difference of synchronization offsets introduced in a received stream of packets of OFDM data and relative receiver
KR101298591B1 (en) * 2009-12-17 2013-08-26 한국전자통신연구원 Apparatus and method for transmitting/receiving data in wireless communication system
US8817921B2 (en) * 2009-12-18 2014-08-26 Electronics And Telecommunications Research Institute Apparatus and method for detecting packet end point in wireless communication system
US8660216B2 (en) * 2010-05-29 2014-02-25 Marvell International Ltd. Method and apparatus for mitigating the residual CFO effect on channel estimation for OFDM receivers
US8532504B2 (en) * 2010-10-28 2013-09-10 Opnext Subsystems, Inc. Coherent optical receiver with adaptive equalizer initialization system
KR20140026458A (en) 2011-04-08 2014-03-05 파커비전, 인크. Systems and methods of rf power transmission, modulation, and amplification
EP2715867A4 (en) 2011-06-02 2014-12-17 Parkervision Inc Antenna control
WO2013136694A1 (en) * 2012-03-13 2013-09-19 パナソニック株式会社 Radio communication apparatus and radio communication method
EP2645652A1 (en) * 2012-03-30 2013-10-02 Imec Receiver architecture for block transmission with known symbol padding
US9313075B2 (en) 2012-08-17 2016-04-12 Intel Corporation Methods and arrangements for channel updates in wireless networks
US9231809B2 (en) * 2012-08-17 2016-01-05 Intel Corporation Methods and arrangements for phase tracking in wireless networks
US20140161000A1 (en) * 2012-12-10 2014-06-12 Futurewei Technologies, Inc. Timing offset correction in a tdd vectored system
US9008167B2 (en) * 2012-12-29 2015-04-14 Intel Corporation Methods and arrangements for phase tracking for multi-mode operation in wireless networks
EP3047348A4 (en) 2013-09-17 2016-09-07 Parkervision Inc Method, apparatus and system for rendering an information bearing function of time
CN105099975B (en) * 2014-04-24 2019-04-16 富士通株式会社 Channel equalization and tracking device, method and receiver
US20160108723A1 (en) * 2014-10-21 2016-04-21 Alkhorayef Petroleum Company Systems and Methods of Communication Signal Processing For Downhole Applications
US9544114B2 (en) * 2015-02-12 2017-01-10 Instituto De Pesquisas Eldorado Method and apparatus for channel estimation and equalization
US9264216B1 (en) * 2015-03-23 2016-02-16 Nitero Pty Ltd. Method for reducing power consumption when estimating timing errors in wireless signals
US20180115343A1 (en) * 2015-05-06 2018-04-26 RF DSP Inc. Wireless repeater with fir based channel equalizer
GB2533180B (en) * 2015-06-04 2018-05-30 Imagination Tech Ltd Minimising inter-symbol interference in OFDM signals
US10123329B2 (en) * 2015-10-07 2018-11-06 Intel IP Corporation Long training field in uplink multi-user multiple-input multiple-output communications
KR101785210B1 (en) * 2016-06-10 2017-10-13 한국과학기술원 Method and apparatus for mitigating interference in qam-fbmc system
US10135606B2 (en) * 2016-10-27 2018-11-20 Macom Connectivity Solutions, Llc Mitigating interaction between adaptive equalization and timing recovery
FR3059183B1 (en) * 2016-11-24 2019-02-01 Continental Automotive France OPTIMIZED DEMODULATION OF RDS SIGNALS IN DIGITAL RADIO
US10218549B1 (en) * 2018-01-24 2019-02-26 National Instruments Corporation Wireless radio receiver that performs adaptive phase tracking
US10218548B1 (en) 2018-01-24 2019-02-26 National Instruments Corporation Wireless radio receiver that performs adaptive phase tracking
CN109061535B (en) * 2018-07-23 2021-09-14 许继集团有限公司 Correcting device for synchronous phasor sampling error
CN112887249B (en) * 2021-01-12 2023-05-09 深圳市极致汇仪科技有限公司 Phase tracking method and system for WiFi service
CN115296964B (en) * 2022-06-30 2023-12-29 西安空间无线电技术研究所 Frequency domain equalization system and method based on residual phase error compensation

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1998039872A2 (en) * 1997-03-03 1998-09-11 Telia Ab (Publ) Improvements in, or relating to synchronisation
EP0877526A2 (en) 1997-05-02 1998-11-11 Lsi Logic Corporation Demodulating digital video broadcast signals
US6389062B1 (en) * 1997-09-17 2002-05-14 Texas Instruments Incorporated Adaptive frequency domain equalizer circuits, systems, and methods for discrete multitone based digital subscriber line modem
WO2003049390A1 (en) * 2001-12-04 2003-06-12 Intersil Americas Inc. Soft decision gain compensation for receive filter attenuation
US20030128751A1 (en) * 2002-01-08 2003-07-10 Resonext Communications, Inc. Method and apparatus for frequency-domain tracking of residual frequency and channel estimation offsets
US20040109508A1 (en) * 2002-12-09 2004-06-10 Taehyun Jeon Method and device for tracking carrier frequency offset and sampling frequency offset in orthogonal frequency division multiplexing wireless communication system

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6327302B1 (en) 1998-08-28 2001-12-04 Ericsson Inc. Fast adaptive equalizer for wireless communication systems
JP3335933B2 (en) 1998-11-30 2002-10-21 株式会社東芝 OFDM demodulator
JP4410388B2 (en) 1999-06-22 2010-02-03 パナソニック株式会社 OFDM demodulation apparatus and OFDM demodulation method
EP1063824B1 (en) 1999-06-22 2006-08-02 Matsushita Electric Industrial Co., Ltd. Symbol synchronisation in multicarrier receivers
US6567480B1 (en) * 1999-08-10 2003-05-20 Lucent Technologies Inc. Method and apparatus for sampling timing adjustment and frequency offset compensation
JP3593307B2 (en) 2000-08-21 2004-11-24 株式会社ケンウッド Orthogonal frequency division multiplex signal receiving apparatus, orthogonal frequency division multiplex signal corrector, and signal correction method
JP3731496B2 (en) 2001-05-14 2006-01-05 株式会社ケンウッド Orthogonal frequency division multiplex signal receiving apparatus and orthogonal frequency division multiplex signal receiving method
US7161987B2 (en) 2001-09-26 2007-01-09 Conexant, Inc. Single-carrier to multi-carrier wireless architecture
JP3538187B2 (en) 2002-03-26 2004-06-14 株式会社東芝 OFDM receiver and data demodulation method in OFDM receiver
JP2003313628A (en) 2002-04-22 2003-11-06 Nippon Steel Corp Steel product superior in toughness of weld heat- affected zone
US7224666B2 (en) * 2002-05-13 2007-05-29 Texas Instruments Incorporated Estimating frequency offsets using pilot tones in an OFDM system
GB2395094A (en) 2002-10-28 2004-05-12 Sony Uk Ltd Determining a symbol synch time in an OFDM receiver
US7362802B2 (en) 2003-09-12 2008-04-22 Zarbana Digital Fund Llc Frequency domain equalizer for wireless commuications system

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1998039872A2 (en) * 1997-03-03 1998-09-11 Telia Ab (Publ) Improvements in, or relating to synchronisation
EP0877526A2 (en) 1997-05-02 1998-11-11 Lsi Logic Corporation Demodulating digital video broadcast signals
US6389062B1 (en) * 1997-09-17 2002-05-14 Texas Instruments Incorporated Adaptive frequency domain equalizer circuits, systems, and methods for discrete multitone based digital subscriber line modem
WO2003049390A1 (en) * 2001-12-04 2003-06-12 Intersil Americas Inc. Soft decision gain compensation for receive filter attenuation
US20030128751A1 (en) * 2002-01-08 2003-07-10 Resonext Communications, Inc. Method and apparatus for frequency-domain tracking of residual frequency and channel estimation offsets
US20040109508A1 (en) * 2002-12-09 2004-06-10 Taehyun Jeon Method and device for tracking carrier frequency offset and sampling frequency offset in orthogonal frequency division multiplexing wireless communication system

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
XIANBIN WANG: "SER Performance Evaluation and Optimization of OFDM System With Residual Frequency and Timing Offsets from Imperfect Synchronization", IEEE TRANSACTIONS ON BROADCASTING, vol. 49, no. 2, June 2003 (2003-06-01)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101267244B (en) * 2007-03-14 2012-07-18 卓胜微电子(上海)有限公司 Timing tracking method

Also Published As

Publication number Publication date
EP1665698B1 (en) 2011-03-23
JP2007505524A (en) 2007-03-08
EP1665698A1 (en) 2006-06-07
KR20070008509A (en) 2007-01-17
DE602004031956D1 (en) 2011-05-05
JP4495159B2 (en) 2010-06-30
US7362802B2 (en) 2008-04-22
EP1665698A4 (en) 2009-04-01
US7706437B2 (en) 2010-04-27
ATE503327T1 (en) 2011-04-15
US20050058193A1 (en) 2005-03-17
US20080219340A1 (en) 2008-09-11
CN101048955A (en) 2007-10-03
KR101078089B1 (en) 2011-10-28

Similar Documents

Publication Publication Date Title
US7362802B2 (en) Frequency domain equalizer for wireless commuications system
Tubbax et al. Compensation of IQ imbalance and phase noise in OFDM systems
US7526020B2 (en) Circuit for improving channel impulse response estimation and compensating for remnant frequency offset in the orthogonal frequency division multiplexing (OFDM) baseband receiver for IEEE 802.11a/g wireless LAN standard
US7474611B2 (en) Reduced complexity channel estimation in OFDM systems
US7653164B2 (en) Adaptive IQ imbalance correction for multicarrier wireless communication systems
EP1162803A1 (en) Frequency tracking device and method for a receiver of a multi-carrier communication system
KR101035218B1 (en) Method and apparatus for clock correction in mimo ofdm
EP1875694B1 (en) Reduced complexity channel estimation in ofdm systems
EP0587641A1 (en) Tdma communication using carrier frequency offset compensation
US20040218519A1 (en) Apparatus and method for estimation of channel state information in OFDM receivers
JP2007208967A (en) Wireless communication device
JP2004214963A (en) Ofdm demodulator
EP2289216B1 (en) Methods for estimating a residual frequency error in a communications system
KR100347966B1 (en) Echo phase offset correction in a multi-carrier demodulation system
JP2010515403A (en) Method and apparatus for reducing inter-carrier interference in an OFDM system
EP1547239A1 (en) Direct conversion receiver and receiving method
JP2934225B1 (en) OFDM demodulator
Held et al. Low complexity digital IQ imbalance correction in OFDM WLAN receivers
TWI603603B (en) In the downlink transmission system to solve the imperfect joint estimation of pre-compensation method
WO2005029798A1 (en) Adaptive iq imbalance correction for multicarrier wireless communication systems
JP3558879B2 (en) Digital communication device
Chiu et al. Estimation scheme of the receiver IQ imbalance under carrier frequency offset in communication system
WO2002069515A1 (en) Ofdm pilot tone tracking for wireless lan
Das et al. Low complexity residual phase tracking algorithm for OFDM-based WLAN systems

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200480029531.8

Country of ref document: CN

AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BW BY BZ CA CH CN CO CR CU CZ DK DM DZ EC EE EG ES FI GB GD GE GM HR HU ID IL IN IS JP KE KG KP KZ LC LK LR LS LT LU LV MA MD MK MN MW MX MZ NA NI NO NZ PG PH PL PT RO RU SC SD SE SG SK SY TJ TM TN TR TT TZ UA UG US UZ VN YU ZA ZM

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): BW GH GM KE LS MW MZ NA SD SZ TZ UG ZM ZW AM AZ BY KG MD RU TJ TM AT BE BG CH CY DE DK EE ES FI FR GB GR HU IE IT MC NL PL PT RO SE SI SK TR BF CF CG CI CM GA GN GQ GW ML MR SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2004761728

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020067005050

Country of ref document: KR

Ref document number: 2006525580

Country of ref document: JP

WWP Wipo information: published in national office

Ref document number: 2004761728

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1020067005050

Country of ref document: KR