WO2005033929A8 - Combinational approach for developing building blocks of dsp compiler - Google Patents

Combinational approach for developing building blocks of dsp compiler

Info

Publication number
WO2005033929A8
WO2005033929A8 PCT/US2004/031776 US2004031776W WO2005033929A8 WO 2005033929 A8 WO2005033929 A8 WO 2005033929A8 US 2004031776 W US2004031776 W US 2004031776W WO 2005033929 A8 WO2005033929 A8 WO 2005033929A8
Authority
WO
WIPO (PCT)
Prior art keywords
building blocks
combinational approach
developing building
compiler
dsp
Prior art date
Application number
PCT/US2004/031776
Other languages
French (fr)
Other versions
WO2005033929A2 (en
Inventor
Ashik Kumar Shivachary Nagaraj
Thyagarajan Venkatesan
Ravindra Shetty Kayandoor
Original Assignee
Intel Corp A Delaware Coprpora
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp A Delaware Coprpora filed Critical Intel Corp A Delaware Coprpora
Priority to EP04785187A priority Critical patent/EP1668499A1/en
Priority to CN2004800270151A priority patent/CN1853164B/en
Publication of WO2005033929A2 publication Critical patent/WO2005033929A2/en
Publication of WO2005033929A8 publication Critical patent/WO2005033929A8/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00Arrangements for software engineering
    • G06F8/40Transformation of program code
    • G06F8/41Compilation
    • G06F8/44Encoding
    • G06F8/447Target code generation
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00Arrangements for software engineering
    • G06F8/40Transformation of program code
    • G06F8/41Compilation
    • G06F8/44Encoding
    • G06F8/443Optimisation
PCT/US2004/031776 2003-09-30 2004-09-29 Combinational approach for developing building blocks of dsp compiler WO2005033929A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP04785187A EP1668499A1 (en) 2003-09-30 2004-09-29 Combinational approach for developing building blocks of dsp compiler
CN2004800270151A CN1853164B (en) 2003-09-30 2004-09-29 Combinational method for developing building blocks of DSP compiler

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/675,910 2003-09-30
US10/675,910 US7437719B2 (en) 2003-09-30 2003-09-30 Combinational approach for developing building blocks of DSP compiler

Publications (2)

Publication Number Publication Date
WO2005033929A2 WO2005033929A2 (en) 2005-04-14
WO2005033929A8 true WO2005033929A8 (en) 2006-01-19

Family

ID=34377307

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2004/031776 WO2005033929A2 (en) 2003-09-30 2004-09-29 Combinational approach for developing building blocks of dsp compiler

Country Status (4)

Country Link
US (1) US7437719B2 (en)
EP (1) EP1668499A1 (en)
CN (1) CN1853164B (en)
WO (1) WO2005033929A2 (en)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8024703B2 (en) * 2004-10-22 2011-09-20 International Business Machines Corporation Building an open model driven architecture pattern based on exemplars
US20070203871A1 (en) * 2006-01-23 2007-08-30 Tesauro Gerald J Method and apparatus for reward-based learning of improved systems management policies
CN101201750B (en) * 2006-12-13 2010-09-08 西安大唐电信有限公司 Method of providing data for encoding/decoding using syntax lexical analysis tool
US8341597B2 (en) * 2007-01-17 2012-12-25 International Business Machines Corporation Editing source code
US8276124B2 (en) 2007-06-20 2012-09-25 Microsoft Corporation Constructing petri nets from traces for diagnostics
CN101369233A (en) * 2007-08-14 2009-02-18 国际商业机器公司 Program compiling method and compiler
JP2009076002A (en) * 2007-09-25 2009-04-09 Nec Electronics Corp Method for adjusting control timing, compile program, compile apparatus, and information processor
US8755515B1 (en) 2008-09-29 2014-06-17 Wai Wu Parallel signal processing system and method
US20100287571A1 (en) * 2009-05-07 2010-11-11 Cypress Semiconductor Corporation Development, programming, and debugging environment
US8972961B2 (en) 2010-05-19 2015-03-03 International Business Machines Corporation Instruction scheduling approach to improve processor performance
US8656376B2 (en) * 2011-09-01 2014-02-18 National Tsing Hua University Compiler for providing intrinsic supports for VLIW PAC processors with distributed register files and method thereof
US9280322B2 (en) * 2012-09-27 2016-03-08 Intel Corporation Generating source code
US10133557B1 (en) * 2013-01-11 2018-11-20 Mentor Graphics Corporation Modifying code to reduce redundant or unnecessary power usage
WO2014151017A1 (en) * 2013-03-15 2014-09-25 Arganteal, Llc Method of taking a computer architecture representation and generating manufaturing method capable of manufacturing computer systems in a specification
US10204387B2 (en) 2013-05-08 2019-02-12 Nmetric, Llc Sequentially configuring manufacturing equipment to reduce reconfiguration times
CN103440155B (en) * 2013-07-05 2016-08-31 万高(杭州)科技有限公司 A kind of compiler of digital signal processor
CN105335129B (en) * 2014-06-23 2019-03-29 联想(北京)有限公司 Information processing method and electronic equipment
EP3380899B1 (en) * 2016-01-11 2020-11-04 Siemens Aktiengesellschaft Program randomization for cyber-attack resilient control in programmable logic controllers

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0281230A (en) * 1988-09-19 1990-03-22 Hitachi Ltd Syntex analysis and languaging processing system
CN1223402A (en) * 1998-01-12 1999-07-21 日本电气株式会社 Compiler capable of reducing interrupt handling in optimization and its optimization method
US6467082B1 (en) * 1998-12-02 2002-10-15 Agere Systems Guardian Corp. Methods and apparatus for simulating external linkage points and control transfers in source translation systems
US6367071B1 (en) * 1999-03-02 2002-04-02 Lucent Technologies Inc. Compiler optimization techniques for exploiting a zero overhead loop mechanism
JP2001166947A (en) * 1999-12-06 2001-06-22 Nec Corp Compile processing system
US6643630B1 (en) * 2000-04-13 2003-11-04 Koninklijke Philips Electronics N.V. Apparatus and method for annotating an intermediate representation of an application source code
US6598221B1 (en) * 2000-04-13 2003-07-22 Koninklijke Philips Electronics N.V. Assembly code performance evaluation apparatus and method
US20030023950A1 (en) * 2001-01-10 2003-01-30 Wei Ma Methods and apparatus for deep embedded software development
JP2004013603A (en) * 2002-06-07 2004-01-15 Sony Corp Assembly code conversion method and device
US20040025151A1 (en) * 2002-07-31 2004-02-05 Shan-Chyun Ku Method for improving instruction selection efficiency in a DSP/RISC compiler
US20040068716A1 (en) * 2002-10-04 2004-04-08 Quicksilver Technology, Inc. Retargetable compiler for multiple and different hardware platforms
US7386441B2 (en) * 2003-11-14 2008-06-10 Xerox Corporation Method and apparatus for processing natural language using auto-intersection

Also Published As

Publication number Publication date
WO2005033929A2 (en) 2005-04-14
CN1853164B (en) 2010-10-13
EP1668499A1 (en) 2006-06-14
US7437719B2 (en) 2008-10-14
US20050071825A1 (en) 2005-03-31
CN1853164A (en) 2006-10-25

Similar Documents

Publication Publication Date Title
WO2005033929A8 (en) Combinational approach for developing building blocks of dsp compiler
GB2400438B (en) Determination of waveguide parameters
AU2003242024A1 (en) Method of constructing antibody
EG23458A (en) Set of elements for assemlying structures
AU2003303250A1 (en) Quantification of operational risks
EP1745573A4 (en) Methods of manufacture of 2 -deoxy- beta-l-nucleosides
SI1587542T1 (en) Use of anti-cd100 antibodies
DK1546122T3 (en) Process for the preparation of valsartan
NO20055177L (en) Operating modes of reformer subsystems
HK1096398A1 (en) Method for the manufacture of thip thip
AU2003900751A0 (en) Method of stabilising cement lined pipes
GB0220462D0 (en) Lining of pipes
AUPS096002A0 (en) Method of construction
GB2404736B (en) Determination of geophone coupling
AU2003278323A1 (en) Manufacture of hardfaced plates
AU2003904132A0 (en) Moulding of concrete walls
AU2003227494A1 (en) Admixture for cement or cement mortar
PL357954A1 (en) Method of manufacture of leakproof concrete
AU2003211454A1 (en) Cement admixture
AU2003217754A1 (en) New methods of using antiangiogenic agents
NO20054532D0 (en) Methods for preventing gluconeylation of proteins
NO20022243L (en) Procedure for plumbing
AU152108S (en) Set of pavers
AU2003234386A1 (en) Computational determination of alternative splicing
AU150474S (en) Set of concrete insert ferrules

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200480027015.1

Country of ref document: CN

AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
D17 Declaration under article 17(2)a
WWE Wipo information: entry into national phase

Ref document number: 2004785187

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2004785187

Country of ref document: EP