WO2005041252A3 - SPLIT POLY-SiGe/POLY-Si ALLOY GATE STACK - Google Patents
SPLIT POLY-SiGe/POLY-Si ALLOY GATE STACK Download PDFInfo
- Publication number
- WO2005041252A3 WO2005041252A3 PCT/US2004/020907 US2004020907W WO2005041252A3 WO 2005041252 A3 WO2005041252 A3 WO 2005041252A3 US 2004020907 W US2004020907 W US 2004020907W WO 2005041252 A3 WO2005041252 A3 WO 2005041252A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- poly
- sige
- sixgeyoz
- deposition
- Prior art date
Links
- 229910000577 Silicon-germanium Inorganic materials 0.000 title abstract 2
- 229910045601 alloy Inorganic materials 0.000 title 1
- 239000000956 alloy Substances 0.000 title 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 title 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 abstract 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 abstract 2
- 229910052681 coesite Inorganic materials 0.000 abstract 2
- 229910052906 cristobalite Inorganic materials 0.000 abstract 2
- 238000000151 deposition Methods 0.000 abstract 2
- 230000008021 deposition Effects 0.000 abstract 2
- 238000011065 in-situ storage Methods 0.000 abstract 2
- 239000002159 nanocrystal Substances 0.000 abstract 2
- 238000001289 rapid thermal chemical vapour deposition Methods 0.000 abstract 2
- 229910052710 silicon Inorganic materials 0.000 abstract 2
- 239000010703 silicon Substances 0.000 abstract 2
- 239000000377 silicon dioxide Substances 0.000 abstract 2
- 235000012239 silicon dioxide Nutrition 0.000 abstract 2
- 229910052682 stishovite Inorganic materials 0.000 abstract 2
- 229910052905 tridymite Inorganic materials 0.000 abstract 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 abstract 1
- 229910017052 cobalt Inorganic materials 0.000 abstract 1
- 239000010941 cobalt Substances 0.000 abstract 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 abstract 1
- 238000009792 diffusion process Methods 0.000 abstract 1
- 230000005669 field effect Effects 0.000 abstract 1
- 238000010438 heat treatment Methods 0.000 abstract 1
- 229910052760 oxygen Inorganic materials 0.000 abstract 1
- 239000001301 oxygen Substances 0.000 abstract 1
- 238000010926 purge Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/2807—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being Si or Ge or C and their alloys except Si
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28035—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
- H01L21/28044—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer
- H01L21/28052—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer the conductor comprising a silicide layer formed by the silicidation reaction of silicon with a metal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28035—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
- H01L21/28044—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer
- H01L21/28061—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer the conductor comprising a metal or metal silicide formed by deposition, e.g. sputter deposition, i.e. without a silicidation reaction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823835—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes silicided or salicided gate conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823842—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4916—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4916—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
- H01L29/4925—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
Abstract
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP04785971A EP1671376A4 (en) | 2003-10-07 | 2004-06-30 | SPLIT POLY-SiGe/POLY-Si ALLOY GATE STACK |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/680,820 | 2003-10-07 | ||
US10/680,820 US6927454B2 (en) | 2003-10-07 | 2003-10-07 | Split poly-SiGe/poly-Si alloy gate stack |
Publications (3)
Publication Number | Publication Date |
---|---|
WO2005041252A2 WO2005041252A2 (en) | 2005-05-06 |
WO2005041252A3 true WO2005041252A3 (en) | 2005-07-14 |
WO2005041252B1 WO2005041252B1 (en) | 2005-09-09 |
Family
ID=34394431
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2004/020907 WO2005041252A2 (en) | 2003-10-07 | 2004-06-30 | SPLIT POLY-SiGe/POLY-Si ALLOY GATE STACK |
Country Status (6)
Country | Link |
---|---|
US (4) | US6927454B2 (en) |
EP (1) | EP1671376A4 (en) |
KR (1) | KR100843866B1 (en) |
CN (1) | CN100444413C (en) |
TW (1) | TWI308393B (en) |
WO (1) | WO2005041252A2 (en) |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7037863B2 (en) * | 2002-09-10 | 2006-05-02 | Samsung Electronics Co., Ltd. | Post thermal treatment methods of forming high dielectric layers over interfacial layers in integrated circuit devices |
US6770504B2 (en) * | 2003-01-06 | 2004-08-03 | Honeywell International Inc. | Methods and structure for improving wafer bow control |
JP2004253778A (en) * | 2003-01-30 | 2004-09-09 | Nec Electronics Corp | Semiconductor device and its manufacturing method |
JP3742906B2 (en) * | 2003-05-08 | 2006-02-08 | シャープ株式会社 | Manufacturing method of semiconductor device |
JP2005079310A (en) * | 2003-08-29 | 2005-03-24 | Semiconductor Leading Edge Technologies Inc | Semiconductor device and its manufacturing method |
US7776758B2 (en) | 2004-06-08 | 2010-08-17 | Nanosys, Inc. | Methods and devices for forming nanostructure monolayers and devices including such monolayers |
CA2567930A1 (en) * | 2004-06-08 | 2005-12-22 | Nanosys, Inc. | Methods and devices for forming nanostructure monolayers and devices including such monolayers |
US8563133B2 (en) * | 2004-06-08 | 2013-10-22 | Sandisk Corporation | Compositions and methods for modulation of nanostructure energy levels |
US7968273B2 (en) | 2004-06-08 | 2011-06-28 | Nanosys, Inc. | Methods and devices for forming nanostructure monolayers and devices including such monolayers |
KR100647318B1 (en) * | 2005-02-03 | 2006-11-23 | 삼성전자주식회사 | Nonvolatile memory device and fabrication method of the same |
WO2006103321A1 (en) * | 2005-04-01 | 2006-10-05 | Stmicroelectronics (Crolles 2) Sas | Strained-channel pmos transistor and corresponding production method |
US20070108529A1 (en) * | 2005-11-14 | 2007-05-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strained gate electrodes in semiconductor devices |
US7972954B2 (en) * | 2006-01-24 | 2011-07-05 | Infineon Technologies Ag | Porous silicon dielectric |
US7564096B2 (en) * | 2007-02-09 | 2009-07-21 | Fairchild Semiconductor Corporation | Scalable power field effect transistor with improved heavy body structure and method of manufacture |
US20080296705A1 (en) * | 2007-05-29 | 2008-12-04 | United Microelectronics Corp. | Gate and manufacturing method of gate material |
US20090181508A1 (en) * | 2008-01-16 | 2009-07-16 | International Business Machines Corporation | Method and Structure For NFET With Embedded Silicon Carbon |
US7968434B2 (en) * | 2008-11-14 | 2011-06-28 | Nec Corporation | Method of forming of a semiconductor film, method of manufacture of a semiconductor device and a semiconductor device |
US8692310B2 (en) | 2009-02-09 | 2014-04-08 | Spansion Llc | Gate fringing effect based channel formation for semiconductor device |
US8895435B2 (en) * | 2011-01-31 | 2014-11-25 | United Microelectronics Corp. | Polysilicon layer and method of forming the same |
US8614152B2 (en) | 2011-05-25 | 2013-12-24 | United Microelectronics Corp. | Gate structure and a method for forming the same |
US20130328135A1 (en) * | 2012-06-12 | 2013-12-12 | International Business Machines Corporation | Preventing fully silicided formation in high-k metal gate processing |
FR2994770A1 (en) * | 2012-08-21 | 2014-02-28 | Commissariat Energie Atomique | SI-GE COMPOSITE ELECTRODE AND PROCESS FOR PRODUCING THE SAME |
CN106783542A (en) * | 2016-12-23 | 2017-05-31 | 苏州工业园区纳米产业技术研究院有限公司 | The method that LPCVD methods deposit germanium-silicon film |
KR20210010748A (en) | 2019-07-19 | 2021-01-28 | 삼성전자주식회사 | Three-dimensional semiconductor devices |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5952692A (en) * | 1996-11-15 | 1999-09-14 | Hitachi, Ltd. | Memory device with improved charge storage barrier structure |
US6660660B2 (en) * | 2000-10-10 | 2003-12-09 | Asm International, Nv. | Methods for making a dielectric stack in an integrated circuit |
US6710407B2 (en) * | 2001-09-13 | 2004-03-23 | Nec Electronics Corporation | Semiconductor device having smooth refractory metal silicide layers and process for fabrication thereof |
Family Cites Families (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4835112A (en) * | 1988-03-08 | 1989-05-30 | Motorola, Inc. | CMOS salicide process using germanium implantation |
US5633177A (en) * | 1993-11-08 | 1997-05-27 | Advanced Micro Devices, Inc. | Method for producing a semiconductor gate conductor having an impurity migration barrier |
US5861340A (en) * | 1996-02-15 | 1999-01-19 | Intel Corporation | Method of forming a polycide film |
EP0926739A1 (en) * | 1997-12-24 | 1999-06-30 | Texas Instruments Incorporated | A structure of and method for forming a mis field effect transistor |
US5888867A (en) * | 1998-02-13 | 1999-03-30 | Advanced Micro Devices, Inc. | Non-uniform threshold voltage adjustment in flash eproms through gate work function alteration |
FR2775119B1 (en) * | 1998-02-19 | 2000-04-07 | France Telecom | METHOD FOR LIMITING INTERDIFFUSION IN A SEMICONDUCTOR DEVICE WITH A COMPOSITE GRID SI / SI 1-X GE X, O LESS THAN X LESS THAN OR EQUAL TO 1. |
US6492694B2 (en) * | 1998-02-27 | 2002-12-10 | Micron Technology, Inc. | Highly conductive composite polysilicon gate for CMOS integrated circuits |
US6252283B1 (en) * | 1999-01-22 | 2001-06-26 | Advanced Micro Devices, Inc. | CMOS transistor design for shared N+/P+ electrode with enhanced device performance |
JP3595796B2 (en) * | 1999-06-02 | 2004-12-02 | 松下電器産業株式会社 | Semiconductor integrated circuit device life estimation method and management method thereof |
KR100332108B1 (en) * | 1999-06-29 | 2002-04-10 | 박종섭 | Transistor in a semiconductor device and method of manufacuring the same |
JP2001085547A (en) * | 1999-09-17 | 2001-03-30 | Sony Corp | Nonvolatile semiconductor storage device and reading method therefor |
US6373112B1 (en) * | 1999-12-02 | 2002-04-16 | Intel Corporation | Polysilicon-germanium MOSFET gate electrodes |
US6423632B1 (en) * | 2000-07-21 | 2002-07-23 | Motorola, Inc. | Semiconductor device and a process for forming the same |
JP2002043566A (en) * | 2000-07-27 | 2002-02-08 | Matsushita Electric Ind Co Ltd | Semiconductor device and manufacturing method thereof |
US6734510B2 (en) * | 2001-03-15 | 2004-05-11 | Micron Technology, Ing. | Technique to mitigate short channel effects with vertical gate transistor with different gate materials |
US6762463B2 (en) | 2001-06-09 | 2004-07-13 | Advanced Micro Devices, Inc. | MOSFET with SiGe source/drain regions and epitaxial gate dielectric |
US6455890B1 (en) * | 2001-09-05 | 2002-09-24 | Macronix International Co., Ltd. | Structure of fabricating high gate performance for NROM technology |
US20030113962A1 (en) * | 2001-12-14 | 2003-06-19 | Chindalore Gowrishankar L. | Non-volatile memory device with improved data retention and method therefor |
US6504214B1 (en) * | 2002-01-11 | 2003-01-07 | Advanced Micro Devices, Inc. | MOSFET device having high-K dielectric layer |
US6617639B1 (en) * | 2002-06-21 | 2003-09-09 | Advanced Micro Devices, Inc. | Use of high-K dielectric material for ONO and tunnel oxide to improve floating gate flash memory coupling |
US20040067631A1 (en) * | 2002-10-03 | 2004-04-08 | Haowen Bu | Reduction of seed layer roughness for use in forming SiGe gate electrode |
US7199011B2 (en) * | 2003-07-16 | 2007-04-03 | Texas Instruments Incorporated | Method to reduce transistor gate to source/drain overlap capacitance by incorporation of carbon |
US6958265B2 (en) * | 2003-09-16 | 2005-10-25 | Freescale Semiconductor, Inc. | Semiconductor device with nanoclusters |
-
2003
- 2003-10-07 US US10/680,820 patent/US6927454B2/en not_active Expired - Lifetime
-
2004
- 2004-06-30 KR KR1020067006355A patent/KR100843866B1/en not_active IP Right Cessation
- 2004-06-30 EP EP04785971A patent/EP1671376A4/en not_active Withdrawn
- 2004-06-30 CN CNB2004800290210A patent/CN100444413C/en active Active
- 2004-06-30 WO PCT/US2004/020907 patent/WO2005041252A2/en active Application Filing
- 2004-09-27 TW TW093129292A patent/TWI308393B/en active
-
2005
- 2005-05-09 US US11/124,978 patent/US7378336B2/en not_active Expired - Fee Related
-
2007
- 2007-08-30 US US11/847,384 patent/US7465649B2/en not_active Expired - Lifetime
-
2008
- 2008-04-17 US US12/104,570 patent/US7666775B2/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5952692A (en) * | 1996-11-15 | 1999-09-14 | Hitachi, Ltd. | Memory device with improved charge storage barrier structure |
US6660660B2 (en) * | 2000-10-10 | 2003-12-09 | Asm International, Nv. | Methods for making a dielectric stack in an integrated circuit |
US6710407B2 (en) * | 2001-09-13 | 2004-03-23 | Nec Electronics Corporation | Semiconductor device having smooth refractory metal silicide layers and process for fabrication thereof |
Also Published As
Publication number | Publication date |
---|---|
US6927454B2 (en) | 2005-08-09 |
WO2005041252A2 (en) | 2005-05-06 |
US20070293031A1 (en) | 2007-12-20 |
CN100444413C (en) | 2008-12-17 |
CN1864275A (en) | 2006-11-15 |
US20080200021A1 (en) | 2008-08-21 |
KR100843866B1 (en) | 2008-07-03 |
US20050199906A1 (en) | 2005-09-15 |
US7465649B2 (en) | 2008-12-16 |
US20050073014A1 (en) | 2005-04-07 |
TW200514263A (en) | 2005-04-16 |
EP1671376A2 (en) | 2006-06-21 |
US7378336B2 (en) | 2008-05-27 |
US7666775B2 (en) | 2010-02-23 |
EP1671376A4 (en) | 2008-09-03 |
KR20060123102A (en) | 2006-12-01 |
TWI308393B (en) | 2009-04-01 |
WO2005041252B1 (en) | 2005-09-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2005041252A3 (en) | SPLIT POLY-SiGe/POLY-Si ALLOY GATE STACK | |
US7309621B2 (en) | Method to fabricate a nanowire CHEMFET sensor device using selective nanowire deposition | |
US8349669B2 (en) | Thin film transistors using multiple active channel layers | |
TW569322B (en) | Semiconductor device having a low-resistance gate electrode | |
US20060163670A1 (en) | Dual silicide process to improve device performance | |
TW201017849A (en) | Wiring structure, thin film transistor substrate, method for manufacturing thin film transistor substrate, and display device | |
US7968463B2 (en) | Formation method of metallic compound layer, manufacturing method of semiconductor device, and formation apparatus for metallic compound layer | |
TW200535997A (en) | Semiconductor device | |
CN102047430A (en) | Field effect transistor and method for manufacturing the same | |
WO2005086567A3 (en) | Silicide formed from ternary metal alloy films | |
US6506637B2 (en) | Method to form thermally stable nickel germanosilicide on SiGe | |
US20060128125A1 (en) | Gate Electrodes and the Formation Thereof | |
TWI227914B (en) | A method of gate structure fabrication in semiconductor device | |
Lee et al. | Enhanced stability of Ni monosilicide on MOSFETs poly-Si gate stack | |
JP2004253520A5 (en) | Display device | |
Ren et al. | Work function tuning of metal nitride electrodes for advanced CMOS devices | |
JP2007266376A (en) | Method of manufacturing semiconductor device | |
JP2003168652A5 (en) | ||
Leung et al. | The effect of amorphous Si thickness in metal induced lateral crystallization technology | |
Kim et al. | Effects of excimer laser annealing process on the Ni-sputtered amorphous silicon film | |
Mertens et al. | Ni (Pt) Si thermal stability improvement by carbon implantation | |
Hamada et al. | Side-Contact Architecture for p/n-Stacked-Nano-Sheet ZrS 2 2D-FETs Beyond 1-nm Technology Node | |
Cheng et al. | The effect of nickel thickness in nickel-induced-lateral-crystallization of amorphous Si | |
Kim et al. | Effects of Germanium on Grain size and surface roughness of the solid phase crystallized polycrystalline Si1− xGex films | |
Fan et al. | Effects of laser activation on device behaviour for poly-Si thin-film transistors with different channel lengths |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200480029021.0 Country of ref document: CN |
|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
B | Later publication of amended claims |
Effective date: 20050630 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2004785971 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020067006355 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2579/DELNP/2006 Country of ref document: IN |
|
WWP | Wipo information: published in national office |
Ref document number: 2004785971 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1020067006355 Country of ref document: KR |