WO2005060002A1 - Semiconductor integrated circuit, operating method thereof, and ic card including the circuit - Google Patents

Semiconductor integrated circuit, operating method thereof, and ic card including the circuit Download PDF

Info

Publication number
WO2005060002A1
WO2005060002A1 PCT/JP2004/018545 JP2004018545W WO2005060002A1 WO 2005060002 A1 WO2005060002 A1 WO 2005060002A1 JP 2004018545 W JP2004018545 W JP 2004018545W WO 2005060002 A1 WO2005060002 A1 WO 2005060002A1
Authority
WO
WIPO (PCT)
Prior art keywords
memory element
integrated circuit
input terminal
semiconductor integrated
bit line
Prior art date
Application number
PCT/JP2004/018545
Other languages
French (fr)
Inventor
Tadahiko Hirai
Kikuzo Sawada
Original Assignee
Canon Kabushiki Kaisha
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Kabushiki Kaisha filed Critical Canon Kabushiki Kaisha
Priority to US10/555,964 priority Critical patent/US7355879B2/en
Publication of WO2005060002A1 publication Critical patent/WO2005060002A1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G11C13/003—Cell access
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0009—RRAM elements whose operation depends upon chemical change
    • G11C13/0014—RRAM elements whose operation depends upon chemical change comprising cells based on organic memory material
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
    • G11C17/16—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM using electrically-fusible links
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
    • G11C17/16—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM using electrically-fusible links
    • G11C17/165—Memory cells which are electrically programmed to cause a change in resistance, e.g. to permit multiple resistance steps to be programmed rather than conduct to or from non-conduct change of fuses and antifuses
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/101—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including resistors or capacitors only
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K19/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic element specially adapted for rectifying, amplifying, oscillating or switching, covered by group H10K10/00
    • H10K19/10—Integrated devices, or assemblies of multiple devices, comprising at least one organic element specially adapted for rectifying, amplifying, oscillating or switching, covered by group H10K10/00 comprising field-effect transistors
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/30—Resistive cell, memory material aspects
    • G11C2213/34—Material includes an oxide or a nitride
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/70—Resistive array aspects
    • G11C2213/76—Array using an access device for each cell which being not a transistor and not a diode
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/70—Resistive array aspects
    • G11C2213/79—Array wherein the access device being a transistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components

Definitions

  • the present invention relates to a semiconductor integrated circuit which is a nonvolatile memory in which information is retained even after a power source is turned off, an operating method thereof, and an IC card including the semiconductor integrated circuit .
  • a single crystalline silicon transistor is used as a transistor for controlling an applied voltage to a memory element (Japanese Patent Application Laid-Open No. 2002-530850).
  • the single crystalline silicon transistor is manufactured by using a single crystalline silicon substrate (wafer) and it is hard to form the transistor in a substrate other than the single crystalline silicon substrate.
  • a substrate other than the single crystalline silicon substrate such as a glass substrate or a resin substrate. Therefore, if a circuit can be constructed by using the semiconductor other than the single crystalline silicon, there is a wide choice of substrates. Thus, it is expected to rapidly expand applications of the circuit.
  • An object of the present invention is to provide a semiconductor integrated circuit which can preferably operate even when a transistor having a high on-resistance other than the single crystalline silicon transistor is used for the nonvolatile memory and an operating method thereof, and further to provide an IC card using the semiconductor integrated circuit .
  • a semiconductor integrated circuit including: a plurality of memory cells, each of which includes a field effect transistor having a gate electrode, two main electrodes, and a semiconductor layer and a two-terminal type nonvolatile memory element, in which one of the main electrodes of the transistor is connected with one terminal of the nonvolatile memory element, the other main electrodes are connected with a bit line, the gate electrode is connected with a word line, and the other terminal of the memory element is connected with a base line; means for detecting a potential on a connecting portion between the bit line and the other main electrodes of the transistor; and means capable of supplying voltages having polarities reverse relative to a reference voltage to an input terminal of the bit line and an input terminal of the base line, respectively.
  • the field effect transistor does not contain single crystalline silicon; the field effect transistor is a thin film transistor; the field effect transistor is made of non- crystalline silicon or an organic semiconductor; the nonvolatile memory element shows a high impedance state and a low impedance state; and the nonvolatile memory element is made of a material containing organic matter.
  • a method of operating a semiconductor integrated circuit including a plurality of memory cells, each of which includes a field effect transistor having a gate electrode, two main electrodes, and a semiconductor layer and a two- terminal type nonvolatile memory element, in which one of the main electrodes of the transistor is connected with one terminal of the nonvolatile memory element, the other main electrodes are connected with a bit line, the gate electrode is connected with a word line, and the other terminal of the memory element is connected with a base line; and means for detecting a potential on a connecting portion between the bit line and the other main electrodes of the transistor, the method including: supplying voltages having polarities reverse relative to a reference voltage to an input terminal of the bit line and an input terminal of the base line, respectively to apply a predetermined voltage between both the terminals of the memory element .
  • a predetermined voltage is applied between both the terminals of the memory element to write information in the memory element by supplying the voltages having the polarities reverse relative to the reference voltage to the input terminal of the bit line and the input terminal of the base line, respectively;
  • the nonvolatile memory element is a rewritable memory element, and a predetermined voltage is applied between both the terminals of the memory element to write information therein by supplying the voltages having the polarities reverse relative to the reference voltage to the input terminal of the bit line and the input terminal of the base line, respectively; and a predetermined voltage having a polarity reverse to that at writing is applied between both the terminals of the memory element to erase the information written in the memory element by supplying voltages having polarities reverse to those at the writing to the input terminal of the bit line and the input terminal of the base line, respectively.
  • an IC card including the above semiconductor integrated circuit .
  • the present invention it is possible to use a transistor made of a semiconductor other than the single crystalline silicon. Therefore, the nonvolatile memory can be provided at lower cost by mass production by using the transistor.
  • the transistor made of the semiconductor other than the single crystalline silicon can be formed on the substrate other than the single crystalline silicon substrate, such as a glass substrate, a plastic substrate, 1 or a paper, so that applications rapidly expand.
  • the semiconductor integrated circuit of the present invention is preferably applied to an IC card. Therefore, it is also possible to construct a flexible IC card by using, for example, a flexible substrate.
  • the IC card is writable and rewritable, with the result that historical information of products can be inputted for control with time by application to, for example, a tag for product control.
  • Fig. 1 is an equivalent circuit diagram showing a memory cell of a semiconductor integrated circuit according to an embodiment of the present invention.
  • Fig. 2 is a graph showing an electrical characteristic of a memory element used in the present invention.
  • Figs. 3A, 3B, 3C, 3D, 3E, and 3F are timing charts at the time of operation of the memory cell shown in Fig. 1.
  • Fig. 4 is an equivalent circuit diagram showing the semiconductor integrated circuit according to the embodiment of the present invention.
  • Fig. 5 is an equivalent circuit diagram showing a memory cell of a semiconductor integrated circuit according to another embodiment of the present invention.
  • Figs. 6A, 6B and 6C are timing charts at the time of erase operation of the memory cell shown in Fig. 5.
  • a semiconductor integrated circuit of the present invention is a nonvolatile memory which is characterized by including a plurality of memory cells, each of which has a field effect transistor
  • the FET used in the present invention has a gate electrode, two main electrodes, and a semiconductor layer. Any of single crystalline silicon, poly ⁇ rystalline silicon, non-crystalline silicon such as amorphous silicon, and a non-silicon organic semiconductor can be used for the semiconductor layer. It is also possible to use a thin film transistor (TFT) . Any of the non- crystalline silicon and the organic semiconductor is preferably used for a semiconductor layer of the TFT.
  • a nonvolatile memory element used in the present invention is preferably a memory cell which can retain temporarily written information for a long period after a power source is turned off and preferably has two states which are a high impedance state and a low impedance state. In such a memory element, for example, "1" and "0" are assigned to the two states, respectively, so that the memory element can be operated as the nonvolatile memory element .
  • the nonvolatile memory element has an irreversible type in which temporarily written information cannot be rewritten and a reversible type (rewritable) in which temporarily written information can be rewritten.
  • the former includes a fuse type and an anti-fuse type and the latter includes a rewritable type element containing organic matter.
  • the present invention is characterized in that voltages having polarities reverse to each other are applied between both terminals of the memory element at a time when any information of "0" and n l" is written in information write operation.
  • voltages having polarities reverse to each other are applied between both the terminals of the memory element at a time when any information of "0" and "1" is written in information write operation.
  • An electrical conductor containing organic matter such as polydiacetylene, TCNQ (tetracyanoquinodimethane) , or PEDOT
  • a conductor containing metal as a main component such as gold, aluminum, silver, copper, lead, or indium may be used.
  • a structure in which a dielectric material is sandwiched by electrodes each made of a conductor is preferably used for the anti-fuse type element of the nonvolatile memory elements according to the present invention.
  • a material containing metal or organic matter may be used for the electrodes.
  • a material containing a metallic oxide or organic matter may be used as the dielectric material.
  • a material containing aluminum oxide, tantalum oxide, silicon oxide, a polyimide resin, or an epoxy resin is preferably used.
  • FIG. 1 shows an equivalent circuit of a memory cell of a semiconductor integrated circuit according to a preferred embodiment of the present invention.
  • This embodiment is an embodiment in which a circuit is composed of a p-channel TFT and a fuse type nonvolatile memory element.
  • the p-channel TFT becomes an on state when a negative voltage relative to a voltage between two main electrodes (one is a source and the other is a drain) is applied to a gate electrode.
  • the fuse type nonvolatile memory element in this embodiment is an element using an organic conductor of PEDOT, which is a memory element having a characteristic similar to that of a fuse in which an initial state is the low impedance state and it is irreversibly changed to the high impedance state by applying the predetermined voltage between the two terminals.
  • reference numeral 1 denotes a memory cell; 2, a TFT; 3, a word line; 4, a bit line; 5, a base line; 6, a fixed resister; 7 to 9, input terminals; and 10, a memory element.
  • a gate electrode of the TFT2 is connected with the word line 3, one main electrode thereof is connected with one terminal of the memory element 10, and the other main electrode thereof is connected with the bit line 4.
  • the other terminal of the memory element 10 is connected with the base line 5.
  • the fixed resistor 6 is connected between a connecting point A between the bit line 4 and the other main electrode of the TFT 2 and the input terminal 7 of the bit line 4.
  • the circuit includes means for supplying voltages having polarities reverse to each other relative to a reference voltage to the input terminal 7 of the bit line 4 and the input terminal 8 of the base line 5.
  • Fig. 2 shows an electrical characteristic of the memory element 10 used in this embodiment. In Fig.
  • the abscissa indicates a voltage applied between both the terminals, of the memory element 10 and the ordinate indicates a current flowing between both the terminals.
  • the initial state of the memory element 10 is the low impedance state.
  • a current flowing into the memory element 10 gradually increases and a current value significantly reduces in the vicinity of 8 V. That is, the low impedance state is changed to the high impedance state in the vicinity of 8 V serving as a threshold value. With this state, the applied voltage temporarily returns to 0 and gradually rises again.
  • the memory element 10 acts as the irreversible type nonvolatile memory element similar to a fuse.
  • one of the high impedance state and the low impedance state is set to "0" and the other is set to "1". Only in the case of information corresponding to the low impedance state, a high voltage of 8 V or more is applied, so that predetermined information can be written.
  • Figs. 3A to 3F are timing charts in information write and readout operations of the circuit shown in Fig. 1.
  • Figs. 3A to 3F show the write operation and Figs. 3D to 3F show the readout operation.
  • Figs. 3A and 3D each show a voltage Vg applied from the input terminal 9 to the word line 3.
  • Figs . 3B and 3E each show a voltage Va applied from the input terminal 7 to the bit line 4.
  • Figs . 3C and 3F each show a voltage Vb applied from the input terminal 8 to the base line 5.
  • the reference voltage is set to 0.
  • a voltage of -24 V is applied to the word line 3, so that the TFT 2 becomes an on state.
  • the voltage applied to the memory element 10 is set to a low value in which the low impedance state is not changed to the high impedance state.
  • a voltage of -24 V is applied to the word line 3 to allow the TFT 2 to be in an on state.
  • -24 V is applied from the input terminal 7 to the bit line 4.
  • the base line 5 is maintained to be 0 V (grounded) . Therefore, a potential difference of 24 V is caused between the input terminal 7 of the bit line 4 and the base line 5, with the result that a current flows therebetween.
  • a potential on the connecting point A between the bit line 4 and the other main electrode of the TFT 2 is changed according to the information stored in the memory element 10, that is, according to whether the memory element 10 is in the high impedance state or the low impedance state.
  • the information stored in the memory element 10 can be read out by detecting the potential on the connecting point A.
  • the resistance value of the fixed resistor 6 is set according to an impedance value of the memory element 10 and an on-resistance of the TFT 2 so that a sufficiently high voltage is applied to only the memory element 10 which is intended to change to the high impedance state in the write operation and a low voltage in which the memory element 10 is not changed from the low impedance state to the high impedance state is applied thereto in the readout operation.
  • the fixed resistor 6 can be used instead of a member having a predetermined resistance, such as a transistor, a wiring, or a wiring contact. In the readout operation, a current may be supplied from a constant current source to the bit line 4. In this case, the fixed resistor 6 can be omitted.
  • Means for detecting the potential on the connecting point A is not particularly limited.
  • a sense amplifier (comparator) is preferably used.
  • Fig. 4 shows an equivalent circuit of the semiconductor integrated circuit according to the embodiment of the present invention using the memory cell shown in Fig.l.
  • reference numerals 11a to lid, 21a to 21d, 31a to 31d, and 41a to 4Id denote memory cells; 13a to 13d, word lines; 14a to 14d, bit lines; 15a to 15d, base lines; 16a to 16d, fixed resistors; 17a to 17d, 18a to 18d, and 19a to I9d, input terminals; and 20a to 20d, sense amplifies.
  • the memory cells are arranged in 4 rows and 4 columns.
  • the gate electrodes of transistors of memory cells in the same row are connected with a common word line.
  • the other main electrodes of transistors of memory cells in the same column are connected with a common bit line.
  • the other terminals of the memory cells are connected with a common base line.
  • All the memory cells are wired in matrix by the word lines 13a to 13d, the bit lines 14a to 14d, and the base lines 15a to 15d.
  • the word line 13a is selected and -24 V is applied from the input terminal 19a, so that all TFTs of the memory cells 11a to lid connected with the word line 13a become an on state.
  • bit line and the base line may become 48 V with respect to, of the memory cells 11a to lid, only a memory cell whose memory element is intended to change to the high impedance state, -24 V is applied to the bit line and +24 V is applied to the base line. More specifically, -24 V is applied to the bit line connected with the memory cell which is intended to change to the high impedance state and +24 V is applied to the base line connected therewith.
  • the bit line and the base line which are connected with a memory cell whose memory element is intended to maintain in the low impedance state are maintained to be 0 V.
  • the predetermined voltage is commonly applied to one of a group including the bit lines 14a to 14d and a group including the base lines 15a to 15d.
  • a predetermined voltage is applied to only the other group including the lines connected with the memory cell which is intended to change to the high impedance state. Therefore, the memory element of the corresponding memory cell is changed to the high impedance state.
  • the above-mentioned operation is repeated for each of the word lines 13b to 13d, so that information is written in parallel in the plurality memory cells for each row. In the readout operation of information from the integrated circuit shown in Fig.
  • the word line 13a is selected to allow the TFT to be in an on state, with the result that -24 V is applied to all the bit lines 14a to 14d. All the base lines 15a to 15d are. set to 0 V (grounded) . Then, different potentials changed according to impedances of the memory elements of the respective memory cells 11a to lid are inputted to sense amplifiers 20a to 20d. When -12 V serving as a reference potential (Ref.) is inputted to each of the sense amplifiers 20a to 20d and the reference potential is compared with the inputted potential from the bit line 14a, voltages corresponding to information stored in the respective memory cells 11a and lid are outputted from the sense amplifiers 20a to 20d.
  • -12 V serving as a reference potential (Ref.) is inputted to each of the sense amplifiers 20a to 20d and the reference potential is compared with the inputted potential from the bit line 14a, voltages corresponding to information stored in the respective memory cells 11a and lid are outputted from the sense amplifiers 20
  • the memory cells are arranged in 4 rows and 4 columns and wired in matrix by the word lines, the bit lines, and the base lines to write and read out information in parallel for each row.
  • the present invention is not limited to this.
  • the number of rows and the number of columns can be freely selected. It is also possible to write and read out information in series.
  • the sense amplifier is provided for each of the bit lines 14a to 14d.
  • Information may be read out in series using a single sense amplifier.
  • Fig. 5 shows an equivalent circuit of a memory cell of a semiconductor integrated circuit according to the present invention, which is constructed by using a nonvolatile memory element in which a coevaporation film made of copper and TCNQ and an extremely thin aluminum oxide film are stacked.
  • reference numeral 30 denotes a memory element and the same references are provided for the same members as those shown in Fig. 1.
  • an electrical characteristic from the initial state is identical to that of the memory cell having the structure shown in Fig. 1.
  • the initial state is the low impedance state.
  • This state is changed to the high impedance state by the application of the voltage of about 8 V and then maintained.
  • -24 V is applied to the bit line 4 and +24 V is applied to the base line 5. Therefore, a high voltage of 8 V or more can be applied to the memory element 30 to change it to the high impedance state.
  • the base line 5 is set to 0 V (grounded), and a potential on the connecting point A is detected, information stored in the memory element 30 can be read out. In the structure shown in Fig. 5, the information in the memory element can be rewritten.
  • a high voltage that is, -8 V or less
  • a high voltage having a polarity reverse to that at a time when the memory element 30 is changed to the high impedance state
  • the information temporarily stored in the memory element 30 is erased and the memory element 30 is returned to the initial state.
  • Figs . 6A to 6C are timing charts at the time of erase operation.
  • Fig. 6A shows the voltage Vg applied from the input terminal 9 of the word line 3.
  • Fig. 6B shows the voltage Va applied from the input terminal 7 of the bit line 4.
  • Fig. 6C shows the voltage Vb applied from the input terminal 8 of the base line 5. As shown in Figs.
  • -24 V is applied to the word line 3 to allow the TFT 2 to be in an on state. Then, +24 V having a polarity reverse to that at the time of information writing is applied to the bit line 4 and -24 V having a polarity reverse to that at the time of information writing is applied to the base line 5. Therefore, -12 to -15 V having a polarity reverse to that at the time of information writing is applied between both the terminals of the memory element 30, so that the high impedance state is changed to the low impedance state for initialization. New information can be written in the initialized memory element 30 at the timing shown in Figs. 3A to 3F. When the structure shown in Figs. 6A to 6C is applied to the matrix wiring as shown in Fig.
  • the IC card can be constructed by using the semiconductor integrated circuit.
  • the transistor made of a semiconductor other than single crystalline silicon can be used for the semiconductor integrated circuit.
  • the substrate such as the glass substrate, the plastic substrate, or the paper can be used according to its application.

Abstract

One main electrode of a TFT is connected with one terminal of a two-terminal type nonvolatile memory element, a gate electrode of the TFT is connected with a word line, and the other main electrode thereof is connected with a bit line. The other terminal of the memory element is connected with a base line. A fixed resistor is connected between a connecting point between the other main electrode of the TFT and the bit line and an input terminal of the bit line. In information writing for changing the memory element whose initial state is a low impedance state to a high impedance state, voltages having polarities reverse relative to a reference voltage are applied to the input terminal of the bit line and an input terminal of the base line, respectively, so that a high voltage necessary to change the state is applied between both the terminals of the memory element.

Description

DESCRIPTION
SEMICONDUCTOR INTEGRATED CIRCUIT, OPERATING METHOD THEREOF, AND IC CARD INCLUDING THE CIRCUIT
TECHNICAL FIELD The present invention relates to a semiconductor integrated circuit which is a nonvolatile memory in which information is retained even after a power source is turned off, an operating method thereof, and an IC card including the semiconductor integrated circuit .
BACKGROUND ART In a semiconductor field, up to now, a system constructed using single crystalline silicon has been general. In recent years, development of elements and circuits using non-crystalline silicon such as amorphous silicon or polycrystalline silicon or a non-silicon semiconductor such as an organic semiconductor, diamond, or silicon carbide has been progressing rapidly. However, the single crystalline silicon constituting an element has a superior characteristic Therefore, the large majority of semiconductor integrated circuits which are actually used are fundamentally made of a single crystalline silicon. Circuits each using a semiconductor other than the single crystalline silicon have not been studied sufficiently up to now. A semiconductor memory which is a principal constituent circuit of a computer has not been also studied. In particular, in a nonvolatile memory in which information is retained even after a power source is turned off, a single crystalline silicon transistor is used as a transistor for controlling an applied voltage to a memory element (Japanese Patent Application Laid-Open No. 2002-530850).
DISCLOSURE OF THE INVENTION In general, the single crystalline silicon transistor is manufactured by using a single crystalline silicon substrate (wafer) and it is hard to form the transistor in a substrate other than the single crystalline silicon substrate. On the other hand, it is possible to form a transistor using the non-crystalline silicon or the non-silicon semiconductor in the substrate other than the single crystalline silicon substrate, such as a glass substrate or a resin substrate. Therefore, if a circuit can be constructed by using the semiconductor other than the single crystalline silicon, there is a wide choice of substrates. Thus, it is expected to rapidly expand applications of the circuit. However, when a circuit is constructed by using a transistor made of the semiconductor other than the single crystalline silicon, which has not been studied up to now, in particular, a thin film transistor, in the above-mentioned nonvolatile memory, there is a problem in that a sufficient voltage cannot be applied to a memory element at a time when information is written into the memory element because the transistor has a high on-resistance. An object of the present invention is to provide a semiconductor integrated circuit which can preferably operate even when a transistor having a high on-resistance other than the single crystalline silicon transistor is used for the nonvolatile memory and an operating method thereof, and further to provide an IC card using the semiconductor integrated circuit . According to a first aspect of the present invention, there is provided a semiconductor integrated circuit including: a plurality of memory cells, each of which includes a field effect transistor having a gate electrode, two main electrodes, and a semiconductor layer and a two-terminal type nonvolatile memory element, in which one of the main electrodes of the transistor is connected with one terminal of the nonvolatile memory element, the other main electrodes are connected with a bit line, the gate electrode is connected with a word line, and the other terminal of the memory element is connected with a base line; means for detecting a potential on a connecting portion between the bit line and the other main electrodes of the transistor; and means capable of supplying voltages having polarities reverse relative to a reference voltage to an input terminal of the bit line and an input terminal of the base line, respectively. In further aspect of the semiconductor integrated circuit, it is preferable that: the field effect transistor does not contain single crystalline silicon; the field effect transistor is a thin film transistor; the field effect transistor is made of non- crystalline silicon or an organic semiconductor; the nonvolatile memory element shows a high impedance state and a low impedance state; and the nonvolatile memory element is made of a material containing organic matter. According to a second aspect of the present invention, there is provided a method of operating a semiconductor integrated circuit including a plurality of memory cells, each of which includes a field effect transistor having a gate electrode, two main electrodes, and a semiconductor layer and a two- terminal type nonvolatile memory element, in which one of the main electrodes of the transistor is connected with one terminal of the nonvolatile memory element, the other main electrodes are connected with a bit line, the gate electrode is connected with a word line, and the other terminal of the memory element is connected with a base line; and means for detecting a potential on a connecting portion between the bit line and the other main electrodes of the transistor, the method including: supplying voltages having polarities reverse relative to a reference voltage to an input terminal of the bit line and an input terminal of the base line, respectively to apply a predetermined voltage between both the terminals of the memory element . In further aspect of the method of operating a semiconductor integrated circuit, it is preferable that: a predetermined voltage is applied between both the terminals of the memory element to write information in the memory element by supplying the voltages having the polarities reverse relative to the reference voltage to the input terminal of the bit line and the input terminal of the base line, respectively; the nonvolatile memory element is a rewritable memory element, and a predetermined voltage is applied between both the terminals of the memory element to write information therein by supplying the voltages having the polarities reverse relative to the reference voltage to the input terminal of the bit line and the input terminal of the base line, respectively; and a predetermined voltage having a polarity reverse to that at writing is applied between both the terminals of the memory element to erase the information written in the memory element by supplying voltages having polarities reverse to those at the writing to the input terminal of the bit line and the input terminal of the base line, respectively. According to a third aspect of the present invention, there is provided an IC card including the above semiconductor integrated circuit . According to the present invention, it is possible to use a transistor made of a semiconductor other than the single crystalline silicon. Therefore, the nonvolatile memory can be provided at lower cost by mass production by using the transistor. The transistor made of the semiconductor other than the single crystalline silicon can be formed on the substrate other than the single crystalline silicon substrate, such as a glass substrate, a plastic substrate,1 or a paper, so that applications rapidly expand. In particular, the semiconductor integrated circuit of the present invention is preferably applied to an IC card. Therefore, it is also possible to construct a flexible IC card by using, for example, a flexible substrate. In addition, the IC card is writable and rewritable, with the result that historical information of products can be inputted for control with time by application to, for example, a tag for product control.
BRIEF DESCRIPTION OF THE DRAWINGS Fig. 1 is an equivalent circuit diagram showing a memory cell of a semiconductor integrated circuit according to an embodiment of the present invention. Fig. 2 is a graph showing an electrical characteristic of a memory element used in the present invention. Figs. 3A, 3B, 3C, 3D, 3E, and 3F are timing charts at the time of operation of the memory cell shown in Fig. 1. Fig. 4 is an equivalent circuit diagram showing the semiconductor integrated circuit according to the embodiment of the present invention. Fig. 5 is an equivalent circuit diagram showing a memory cell of a semiconductor integrated circuit according to another embodiment of the present invention. Figs. 6A, 6B and 6C are timing charts at the time of erase operation of the memory cell shown in Fig. 5.
BEST MODES FOR CARRYING OUT THE INVENTION A semiconductor integrated circuit of the present invention is a nonvolatile memory which is characterized by including a plurality of memory cells, each of which has a field effect transistor
(FET) and a two-terminal type memory element, and the circuit is characterized in that a sufficiently high voltage is applied by supplying voltages having polarities reverse to each other between both terminals of the memory cell at a time when a predetermined voltage is applied between both the terminals . The FET used in the present invention has a gate electrode, two main electrodes, and a semiconductor layer. Any of single crystalline silicon, polyσrystalline silicon, non-crystalline silicon such as amorphous silicon, and a non-silicon organic semiconductor can be used for the semiconductor layer. It is also possible to use a thin film transistor (TFT) . Any of the non- crystalline silicon and the organic semiconductor is preferably used for a semiconductor layer of the TFT. Any type of a p-σhannel type and an n-channel type can be used. A nonvolatile memory element used in the present invention is preferably a memory cell which can retain temporarily written information for a long period after a power source is turned off and preferably has two states which are a high impedance state and a low impedance state. In such a memory element, for example, "1" and "0" are assigned to the two states, respectively, so that the memory element can be operated as the nonvolatile memory element . The nonvolatile memory element has an irreversible type in which temporarily written information cannot be rewritten and a reversible type (rewritable) in which temporarily written information can be rewritten. The former includes a fuse type and an anti-fuse type and the latter includes a rewritable type element containing organic matter. In particular, the present invention is characterized in that voltages having polarities reverse to each other are applied between both terminals of the memory element at a time when any information of "0" and nl" is written in information write operation. In the case where the memory element is of the reversible type, voltages having polarities reverse to each other are applied between both the terminals of the memory element at a time when any information of "0" and "1" is written in information write operation. In rewrite, voltages having polarities reverse to each other and reverse to the polarities of the voltages at the time of writing are applied between both the terminals of the memory element to erase information temporarily written into the memory element and then new information writing is performed. An electrical conductor containing organic matter, such as polydiacetylene, TCNQ (tetracyanoquinodimethane) , or PEDOT
( olyethylenedioxythiophene) is preferably used for the fuse type element of the nonvolatile memory elements according to the present invention. A conductor containing metal as a main component, such as gold, aluminum, silver, copper, lead, or indium may be used. A structure in which a dielectric material is sandwiched by electrodes each made of a conductor is preferably used for the anti-fuse type element of the nonvolatile memory elements according to the present invention. A material containing metal or organic matter may be used for the electrodes. A material containing a metallic oxide or organic matter may be used as the dielectric material. In particular, a material containing aluminum oxide, tantalum oxide, silicon oxide, a polyimide resin, or an epoxy resin is preferably used. A structure containing a metallic oxide or organic matter, in particular, a structure containing copper TCNQ and an aluminum oxide film, a structure in which an aluminum thin film is sandwiched by organic conductors, or the like is preferably used for the rewritable type element of the nonvolatile memory elements according to the present invention. Fig. 1 shows an equivalent circuit of a memory cell of a semiconductor integrated circuit according to a preferred embodiment of the present invention. This embodiment is an embodiment in which a circuit is composed of a p-channel TFT and a fuse type nonvolatile memory element. The p-channel TFT becomes an on state when a negative voltage relative to a voltage between two main electrodes (one is a source and the other is a drain) is applied to a gate electrode. In this embodiment, when a gate voltage is -24 V, the p-channel TFT becomes a complete on state. The fuse type nonvolatile memory element in this embodiment is an element using an organic conductor of PEDOT, which is a memory element having a characteristic similar to that of a fuse in which an initial state is the low impedance state and it is irreversibly changed to the high impedance state by applying the predetermined voltage between the two terminals. In Fig.1 , reference numeral 1 denotes a memory cell; 2, a TFT; 3, a word line; 4, a bit line; 5, a base line; 6, a fixed resister; 7 to 9, input terminals; and 10, a memory element. In the memory cell 1 serving as a fundamental unit of the semiconductor integrated circuit of the present invention, a gate electrode of the TFT2 is connected with the word line 3, one main electrode thereof is connected with one terminal of the memory element 10, and the other main electrode thereof is connected with the bit line 4. The other terminal of the memory element 10 is connected with the base line 5. The fixed resistor 6 is connected between a connecting point A between the bit line 4 and the other main electrode of the TFT 2 and the input terminal 7 of the bit line 4. The circuit includes means for supplying voltages having polarities reverse to each other relative to a reference voltage to the input terminal 7 of the bit line 4 and the input terminal 8 of the base line 5. Fig. 2 shows an electrical characteristic of the memory element 10 used in this embodiment. In Fig. 2, the abscissa indicates a voltage applied between both the terminals, of the memory element 10 and the ordinate indicates a current flowing between both the terminals. The initial state of the memory element 10 is the low impedance state. When the voltage applied between both the terminals of the memory element 10 which is in the initial state gradually rises, as indicated by a solid line in the figure, a current flowing into the memory element 10 gradually increases and a current value significantly reduces in the vicinity of 8 V. That is, the low impedance state is changed to the high impedance state in the vicinity of 8 V serving as a threshold value. With this state, the applied voltage temporarily returns to 0 and gradually rises again. Then, as indicated by a broken line in the figure, although the current value gradually rises with an increase in applied voltage, the high impedance state is obtained as compared with the case of voltage application in the initial state (solid line). After that, such an electrical characteristic is maintained. That is, the memory element 10 acts as the irreversible type nonvolatile memory element similar to a fuse. In the memory element 10, one of the high impedance state and the low impedance state is set to "0" and the other is set to "1". Only in the case of information corresponding to the low impedance state, a high voltage of 8 V or more is applied, so that predetermined information can be written. Figs. 3A to 3F are timing charts in information write and readout operations of the circuit shown in Fig. 1. In Figs. 3A to 3F, Figs. 3A to 3C show the write operation and Figs. 3D to 3F show the readout operation. Figs. 3A and 3D each show a voltage Vg applied from the input terminal 9 to the word line 3. Figs . 3B and 3E each show a voltage Va applied from the input terminal 7 to the bit line 4. Figs . 3C and 3F each show a voltage Vb applied from the input terminal 8 to the base line 5. In this embodiment , the reference voltage is set to 0. In the write operation, a voltage of -24 V is applied to the word line 3, so that the TFT 2 becomes an on state. Next, -24 V is applied from the input terminal 7 to the bit line 4 and a voltage of +24 V is applied from the input terminal 8 to the base line 5. Then, a potential difference of 48 V is caused between the input terminal 7 of the bit line 4 and the base line 5. When the fixed resistor 6 and the TFT 2 which have predetermined resistance values are selected, a potential difference of 12 to 15 V is caused between both the terminals of the memory element 10 by voltage drop based on those resistance values. As a result, the low impedance state which is the initial state of the memory element 10 is charged to the high impedance state, so that information is written. The application of the high voltage to the memory element 10 is required only in the case where information corresponding to the high impedance state is written. When information to be written in the memory element 10 corresponds to the low impedance state, the voltage applied to the memory element 10 is set to a low value in which the low impedance state is not changed to the high impedance state. Next, in the readout operation, a voltage of -24 V is applied to the word line 3 to allow the TFT 2 to be in an on state. Then, -24 V is applied from the input terminal 7 to the bit line 4. In contrast to the time of writing, the base line 5 is maintained to be 0 V (grounded) . Therefore, a potential difference of 24 V is caused between the input terminal 7 of the bit line 4 and the base line 5, with the result that a current flows therebetween. A potential on the connecting point A between the bit line 4 and the other main electrode of the TFT 2 is changed according to the information stored in the memory element 10, that is, according to whether the memory element 10 is in the high impedance state or the low impedance state. Thus, the information stored in the memory element 10 can be read out by detecting the potential on the connecting point A. In the above-mentioned circuit structure, the resistance value of the fixed resistor 6 is set according to an impedance value of the memory element 10 and an on-resistance of the TFT 2 so that a sufficiently high voltage is applied to only the memory element 10 which is intended to change to the high impedance state in the write operation and a low voltage in which the memory element 10 is not changed from the low impedance state to the high impedance state is applied thereto in the readout operation. The fixed resistor 6 can be used instead of a member having a predetermined resistance, such as a transistor, a wiring, or a wiring contact. In the readout operation, a current may be supplied from a constant current source to the bit line 4. In this case, the fixed resistor 6 can be omitted. Means for detecting the potential on the connecting point A is not particularly limited. For example, a sense amplifier (comparator) is preferably used. Fig. 4 shows an equivalent circuit of the semiconductor integrated circuit according to the embodiment of the present invention using the memory cell shown in Fig.l. In the figure, reference numerals 11a to lid, 21a to 21d, 31a to 31d, and 41a to 4Id denote memory cells; 13a to 13d, word lines; 14a to 14d, bit lines; 15a to 15d, base lines; 16a to 16d, fixed resistors; 17a to 17d, 18a to 18d, and 19a to I9d, input terminals; and 20a to 20d, sense amplifies. In this embodiment, the memory cells, each of which has the structure shown in Fig. 1, are arranged in 4 rows and 4 columns. The gate electrodes of transistors of memory cells in the same row are connected with a common word line. The other main electrodes of transistors of memory cells in the same column are connected with a common bit line. The other terminals of the memory cells are connected with a common base line. All the memory cells are wired in matrix by the word lines 13a to 13d, the bit lines 14a to 14d, and the base lines 15a to 15d. In this embodiment, in the write operation, first, the word line 13a is selected and -24 V is applied from the input terminal 19a, so that all TFTs of the memory cells 11a to lid connected with the word line 13a become an on state. Next, in order that a potential difference between the bit line and the base line may become 48 V with respect to, of the memory cells 11a to lid, only a memory cell whose memory element is intended to change to the high impedance state, -24 V is applied to the bit line and +24 V is applied to the base line. More specifically, -24 V is applied to the bit line connected with the memory cell which is intended to change to the high impedance state and +24 V is applied to the base line connected therewith. The bit line and the base line which are connected with a memory cell whose memory element is intended to maintain in the low impedance state are maintained to be 0 V. Alternatively, the predetermined voltage is commonly applied to one of a group including the bit lines 14a to 14d and a group including the base lines 15a to 15d. A predetermined voltage is applied to only the other group including the lines connected with the memory cell which is intended to change to the high impedance state. Therefore, the memory element of the corresponding memory cell is changed to the high impedance state. The above-mentioned operation is repeated for each of the word lines 13b to 13d, so that information is written in parallel in the plurality memory cells for each row. In the readout operation of information from the integrated circuit shown in Fig. 4, as in the write operation, the word line 13a is selected to allow the TFT to be in an on state, with the result that -24 V is applied to all the bit lines 14a to 14d. All the base lines 15a to 15d are. set to 0 V (grounded) . Then, different potentials changed according to impedances of the memory elements of the respective memory cells 11a to lid are inputted to sense amplifiers 20a to 20d. When -12 V serving as a reference potential (Ref.) is inputted to each of the sense amplifiers 20a to 20d and the reference potential is compared with the inputted potential from the bit line 14a, voltages corresponding to information stored in the respective memory cells 11a and lid are outputted from the sense amplifiers 20a to 20d. The above-mentioned operation is repeated for each of the word lines 13b to 13d, so that information stored in the plurality of memory cells is readout in parallel for each row. In this embodiment, the memory cells are arranged in 4 rows and 4 columns and wired in matrix by the word lines, the bit lines, and the base lines to write and read out information in parallel for each row. However, the present invention is not limited to this. The number of rows and the number of columns can be freely selected. It is also possible to write and read out information in series. In this embodiment, the sense amplifier is provided for each of the bit lines 14a to 14d. However, the present invention is not limited to this. Information may be read out in series using a single sense amplifier. Next, the operation in the case where the reversible type memory cell is used will be described. Fig. 5 shows an equivalent circuit of a memory cell of a semiconductor integrated circuit according to the present invention, which is constructed by using a nonvolatile memory element in which a coevaporation film made of copper and TCNQ and an extremely thin aluminum oxide film are stacked. In the figure, reference numeral 30 denotes a memory element and the same references are provided for the same members as those shown in Fig. 1. In the structure shown in Fig. 5, an electrical characteristic from the initial state is identical to that of the memory cell having the structure shown in Fig. 1. As shown in Fig. 2, the initial state is the low impedance state. This state is changed to the high impedance state by the application of the voltage of about 8 V and then maintained. As in the structure shown in Fig. 1, -24 V is applied to the bit line 4 and +24 V is applied to the base line 5. Therefore, a high voltage of 8 V or more can be applied to the memory element 30 to change it to the high impedance state. When -24 V is applied to the bit line 4, the base line 5 is set to 0 V (grounded), and a potential on the connecting point A is detected, information stored in the memory element 30 can be read out. In the structure shown in Fig. 5, the information in the memory element can be rewritten. More Specifically, a high voltage (that is, -8 V or less) having a polarity reverse to that at a time when the memory element 30 is changed to the high impedance state is applied to the memory element 30. Therefore, the information temporarily stored in the memory element 30 is erased and the memory element 30 is returned to the initial state. Figs . 6A to 6C are timing charts at the time of erase operation. Fig. 6A shows the voltage Vg applied from the input terminal 9 of the word line 3. Fig. 6B shows the voltage Va applied from the input terminal 7 of the bit line 4. Fig. 6C shows the voltage Vb applied from the input terminal 8 of the base line 5. As shown in Figs. 6A to 6C, -24 V is applied to the word line 3 to allow the TFT 2 to be in an on state. Then, +24 V having a polarity reverse to that at the time of information writing is applied to the bit line 4 and -24 V having a polarity reverse to that at the time of information writing is applied to the base line 5. Therefore, -12 to -15 V having a polarity reverse to that at the time of information writing is applied between both the terminals of the memory element 30, so that the high impedance state is changed to the low impedance state for initialization. New information can be written in the initialized memory element 30 at the timing shown in Figs. 3A to 3F. When the structure shown in Figs. 6A to 6C is applied to the matrix wiring as shown in Fig. 4, information can be written, read out, and erased in parallel for each row. The number of rows and the number of columns can be freely selected in a like manner. Information may be also written, read out, and erased in series . Efficient rewriting can be performed by simultaneously erasing on all the memory cells. According to the present invention, the IC card can be constructed by using the semiconductor integrated circuit. In the IC card construction, the transistor made of a semiconductor other than single crystalline silicon can be used for the semiconductor integrated circuit. Thus, the substrate such as the glass substrate, the plastic substrate, or the paper can be used according to its application.
This application claims priority from Japanese Patent Application No. 2003-420261 filed on December 18, 2003, which is hereby incorporated by reference herein .

Claims

CLAIMS 1. A semiconductor integrated circuit comprising: a plurality of memory cells, each of which comprises a field effect transistor having a gate electrode, two main electrodes, and a semiconductor layer and a two-terminal type nonvolatile memory element, wherein one of the main electrodes of the transistor is connected with one terminal of the nonvolatile memory element, the other main electrodes are connected with a bit line, the gate electrode is connected with a word line, and the other terminal of the memory element is connected with a base line; means for detecting a potential on a connecting portion between the bit line and the other main electrodes of the transistor; and means capable of supplying voltages having polarities reverse relative to a reference voltage to an input terminal of the bit line and an input terminal of the base line, respectively.
2. The semiconductor integrated circuit according to claim 1, wherein the field effect transistor does not comprise single crystalline silicon.
3. The semiconductor integrated circuit according to claim 1, wherein the field effect transistor comprises a thin film transistor.
4. The semiconductor integrated circuit according to claim 1, wherein the semiconductor layer of the field effect transistor comprises non- crystalline silicon.
5. The semiconductor integrated circuit according to claim 1, wherein the semiconductor layer of the field effect transistor comprises an organic semiconductor.
6. The semiconductor integrated circuit according to claim 1, wherein the nonvolatile memory element shows a high impedance state and a low impedance state.
7. The semiconductor integrated circuit according to claim 1, wherein the nonvolatile memory element comprises a material containing an organic matter.
8. A method of operating a semiconductor integrated circuit comprising a plurality of memory cells, each of which comprises a field effect transistor having a gate electrode, two main electrodes, and a semiconductor layer and a two- terminal type nonvolatile memory element, wherein one of the main electrodes of the transistor is connected with one terminal of the nonvolatile memory element, the other main electrodes are connected with a bit line, the gate electrode is connected with a word line, and - the other terminal of the memory element is connected with a base line; and means for detecting a potential on a connecting portion between the bit line and the other main electirodes of the transistor, the method comprising: supplying voltages having polarities reverse relative to a reference voltage to an input terminal of the bit line and an input terminal of the base line, respectively to apply a predetermined voltage between both the terminals of the memory element.
9. The method of operating a semiconductor integrated circuit according to claim 8, wherein a predetermined voltage is applied between both the terminals of the memory element to write information in the memory element by supplying the voltages having the polarities reverse relative to the reference voltage to the input terminal of the bit line and the input terminal of the base line, respectively.
10. The method of operating a semiconductor integrated circuit according to claim 8, wherein the nonvolatile memory element comprises a rewritable memory element, and a predetermined voltage is applied between both the terminals of the memory element to write information therein by supplying the voltages having the polarities reverse relative to the reference voltage to the input terminal of the bit line and the input terminal of the base line, respectively; and a predetermined voltage having a polarity reverse to that at writing is applied between both the terminals of the memory element to erase the information written in the memory element by supplying voltages having polarities reverse to those at the writing to the input terminal of the bit line and the input terminal of the base line, respectively.
11. An IC card comprising the semiconductor integrated circuit according to claim 1.
PCT/JP2004/018545 2003-12-18 2004-12-07 Semiconductor integrated circuit, operating method thereof, and ic card including the circuit WO2005060002A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/555,964 US7355879B2 (en) 2003-12-18 2004-12-07 Semiconductor integrated circuit, operating method thereof, and IC card including the circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2003420261A JP2005183557A (en) 2003-12-18 2003-12-18 Semiconductor integrated circuit and its operation method, and ic card having the circuit
JP2003-420261 2003-12-18

Publications (1)

Publication Number Publication Date
WO2005060002A1 true WO2005060002A1 (en) 2005-06-30

Family

ID=34697246

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2004/018545 WO2005060002A1 (en) 2003-12-18 2004-12-07 Semiconductor integrated circuit, operating method thereof, and ic card including the circuit

Country Status (3)

Country Link
US (1) US7355879B2 (en)
JP (1) JP2005183557A (en)
WO (1) WO2005060002A1 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007015097A1 (en) * 2005-08-03 2007-02-08 Cavendish Kinetics Ltd Memory bitcell and method of using the same
EP2107571A1 (en) 2008-04-03 2009-10-07 Semiconductor Energy Laboratory Co, Ltd. Semiconductor device
US7615395B2 (en) 2003-12-24 2009-11-10 Cavendish Kinetics Limited Method for containing a device and a corresponding device
US7989262B2 (en) 2008-02-22 2011-08-02 Cavendish Kinetics, Ltd. Method of sealing a cavity
US7993950B2 (en) 2008-04-30 2011-08-09 Cavendish Kinetics, Ltd. System and method of encapsulation

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006085633A1 (en) * 2005-02-10 2006-08-17 Semiconductor Energy Laboratory Co., Ltd. Memory element and semiconductor device
US7926726B2 (en) * 2005-03-28 2011-04-19 Semiconductor Energy Laboratory Co., Ltd. Survey method and survey system
JP2007018615A (en) * 2005-07-08 2007-01-25 Sony Corp Storage device and semiconductor device
JP2007179639A (en) * 2005-12-27 2007-07-12 Elpida Memory Inc Semiconductor memory device
JP4777159B2 (en) * 2006-06-26 2011-09-21 キヤノン株式会社 Dual gate type sensor
US7875881B2 (en) * 2007-04-03 2011-01-25 Semiconductor Energy Laboratory Co., Ltd. Memory device and semiconductor device
US7872934B2 (en) * 2007-12-14 2011-01-18 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for writing data into memory
US8125822B2 (en) * 2009-08-31 2012-02-28 Sandisk 3D Llc Reducing programming time of a memory cell
US10395738B2 (en) * 2017-11-30 2019-08-27 Micron Technology, Inc. Operations on memory cells

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07176703A (en) * 1993-12-17 1995-07-14 Tadahiro Omi Semiconductor device
JPH10209388A (en) * 1997-01-21 1998-08-07 Samsung Electron Co Ltd Thin film transistor ferroelectric random access memory and its manufacture
WO2000030118A1 (en) * 1998-11-16 2000-05-25 Matrix Semiconductor, Inc. Vertically stacked field programmable nonvolatile memory and method of fabrication
JP2000349250A (en) * 1999-06-09 2000-12-15 Sony Corp Dielectric memory and manufacture thereof, and dielectric capacitor
WO2001073845A1 (en) * 2000-03-28 2001-10-04 Koninklijke Philips Electronics N.V. Integrated circuit with programmable memory element

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1175423C (en) * 1999-02-11 2004-11-10 亚利桑那州立大学董事会 Programmable microelectronic device and methods of forming and programming same
CN1210819C (en) * 1999-03-25 2005-07-13 能源变换设备有限公司 Electrically programmable memory element with improved contacts
JP2002269968A (en) * 2001-03-13 2002-09-20 Canon Inc Information reproducing method for ferromagnetic memory
US6724651B2 (en) * 2001-04-06 2004-04-20 Canon Kabushiki Kaisha Nonvolatile solid-state memory and method of driving the same
JP4911845B2 (en) * 2001-09-20 2012-04-04 株式会社リコー Phase change nonvolatile memory element, memory array using the phase change nonvolatile memory element, and information recording method for the phase change nonvolatile memory element
JP2003281883A (en) * 2002-03-26 2003-10-03 Matsushita Electric Ind Co Ltd Semiconductor memory device and its driving method
US6579760B1 (en) * 2002-03-28 2003-06-17 Macronix International Co., Ltd. Self-aligned, programmable phase change memory
US6807080B2 (en) * 2002-05-17 2004-10-19 Agilent Technologies, Inc. Enhanced storage states in an memory
JP2005277282A (en) * 2004-03-26 2005-10-06 Canon Inc Organic semiconductor device and its manufacturing method
JP4626253B2 (en) * 2004-10-08 2011-02-02 ソニー株式会社 Storage device

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07176703A (en) * 1993-12-17 1995-07-14 Tadahiro Omi Semiconductor device
JPH10209388A (en) * 1997-01-21 1998-08-07 Samsung Electron Co Ltd Thin film transistor ferroelectric random access memory and its manufacture
WO2000030118A1 (en) * 1998-11-16 2000-05-25 Matrix Semiconductor, Inc. Vertically stacked field programmable nonvolatile memory and method of fabrication
JP2000349250A (en) * 1999-06-09 2000-12-15 Sony Corp Dielectric memory and manufacture thereof, and dielectric capacitor
WO2001073845A1 (en) * 2000-03-28 2001-10-04 Koninklijke Philips Electronics N.V. Integrated circuit with programmable memory element

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7615395B2 (en) 2003-12-24 2009-11-10 Cavendish Kinetics Limited Method for containing a device and a corresponding device
USRE44246E1 (en) 2003-12-24 2013-05-28 Cavendish Kinetics Limited Method for containing a device and a corresponding device
WO2007015097A1 (en) * 2005-08-03 2007-02-08 Cavendish Kinetics Ltd Memory bitcell and method of using the same
US7989262B2 (en) 2008-02-22 2011-08-02 Cavendish Kinetics, Ltd. Method of sealing a cavity
US8395249B2 (en) 2008-02-22 2013-03-12 Cavendish Kinetics, Ltd. Sealed cavity
EP2107571A1 (en) 2008-04-03 2009-10-07 Semiconductor Energy Laboratory Co, Ltd. Semiconductor device
US8107303B2 (en) 2008-04-03 2012-01-31 Semiconductor Energy Laboratory Co., Ltd. Semiconductor RAM device with writing voltage higher than withstand voltage of select transistor
US7993950B2 (en) 2008-04-30 2011-08-09 Cavendish Kinetics, Ltd. System and method of encapsulation

Also Published As

Publication number Publication date
US7355879B2 (en) 2008-04-08
JP2005183557A (en) 2005-07-07
US20060262589A1 (en) 2006-11-23

Similar Documents

Publication Publication Date Title
US7224598B2 (en) Programming of programmable resistive memory devices
US9209196B2 (en) Memory circuit, method of driving the same, nonvolatile storage device using the same, and liquid crystal display device
US7355879B2 (en) Semiconductor integrated circuit, operating method thereof, and IC card including the circuit
EP1571673B1 (en) Memory device
US20060098473A1 (en) Semiconductor memory element and semiconductor memory device
US7719873B2 (en) Memory and semiconductor device with memory state detection
WO2015053009A1 (en) Semiconductor device
US10395731B2 (en) Memory cells, memory systems, and memory programming methods
KR20050085533A (en) Memory and access devices
KR101263017B1 (en) Storage device and semiconductor device
EP3471101B1 (en) Devices for accessing resistive change elements in resistive change element arrays
US10553647B2 (en) Methods and apparatus for three-dimensional non-volatile memory
CN103339680A (en) Non-volatile semiconductor memory device
US9934848B2 (en) Methods for determining the resistive states of resistive change elements
JP2006032867A (en) Storage element and drive method thereof
KR20030017396A (en) Thin film transistor memory device
US9941001B2 (en) Circuits for determining the resistive states of resistive change elements
US6335876B1 (en) Semiconductor memory and method of testing the same
US7321502B2 (en) Non volatile data storage through dielectric breakdown
US7369424B2 (en) Programmable memory cell and operation method
JP3227177B2 (en) Semiconductor nonvolatile memory and writing method thereof
US7161202B2 (en) Semiconductor memory device and method of reading data
US20170352413A1 (en) Devices for determining the resistive states of resistive change elements
US11972830B2 (en) Methods for accessing resistive change elements operable as antifuses
JP4182671B2 (en) Method for adjusting ferroelectric memory device

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DPEN Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed from 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2006262589

Country of ref document: US

Ref document number: 10555964

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE

WWW Wipo information: withdrawn in national office

Country of ref document: DE

WWP Wipo information: published in national office

Ref document number: 10555964

Country of ref document: US

122 Ep: pct application non-entry in european phase