WO2005096553A1 - Selective header error correction for ad hoc networks - Google Patents
Selective header error correction for ad hoc networks Download PDFInfo
- Publication number
- WO2005096553A1 WO2005096553A1 PCT/US2004/037337 US2004037337W WO2005096553A1 WO 2005096553 A1 WO2005096553 A1 WO 2005096553A1 US 2004037337 W US2004037337 W US 2004037337W WO 2005096553 A1 WO2005096553 A1 WO 2005096553A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- enor
- header
- received
- payload
- destination device
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/08—Arrangements for detecting or preventing errors in the information received by repeating transmission, e.g. Verdan system
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0045—Arrangements at the receiver end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0072—Error control for data other than payload data, e.g. control data
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W84/00—Network topologies
- H04W84/18—Self-organising networks, e.g. ad-hoc networks or sensor networks
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W88/00—Devices specially adapted for wireless communication networks, e.g. terminals, base stations or access point devices
- H04W88/02—Terminal devices
- H04W88/06—Terminal devices adapted for operation in multiple networks or having at least two operational modes, e.g. multi-mode terminals
Definitions
- This invention relates to wireless communications, and more particularly to enor conection for wireless communications.
- Various ad hoc communication networks support packet communications in an asynchronous communication mode and/or a synchronous communication mode.
- the different communication modes may be used, for example, to support different services.
- a synchronous communication link may be more appropriate for a demanding service, such as voice.
- One example of such an ad hoc network is a Bluetooth compliant network.
- the Bluetooth 1.1 standard (“BT-1.1 ”) specifies packets that include an access code, header and payload as illustrated in Figure 1A.
- the header is protected by a cyclical redundancy check (CRC) that is generally effective at detecting enors but not designed to conect enors.
- CRC cyclical redundancy check
- the header fields may indicate a destination device for a packet
- an indeterminate header enor could lead to unintended reception by an inconect device in the same Bluetooth piconet.
- the BT-1.1 standard specifies that a receiver discard any packets with enors detected by a bad CRC check on the packet header.
- This packet-handling approach is provided based on the requirements of a data-communications environment where the Bluetooth link is shared by multiple devices that may transmit bursts of data asynchronously. For such asynchronous communication mode operations, the destination of a packet is generally not known in advance to the receiver, which, therefore, operates to accept only its own packets.
- Bluetooth also provides for support of various applications using a synchronous communication mode.
- the BT-1.1 standard provides for supporting a real time application such as voice.
- Bluetooth provides a synchronous link in which the transmissions are scheduled in advance to occur at regular intervals so that a receiver may know when to expect packets for the synchronous link. Dropped packets due to bad header CRC results may adversely affect voice quality in such a real-time application as with, for example, a Bluetooth headset.
- the BT-1.1 standard will now be more fully described with reference to the baseband (BB) packet illustrated in Figure 1 A.
- the access code is 72 bits in length. The access code may be used by the receiver for timing recovery, frequency offset determination and compensation and/or channel access control functions.
- a Channel Access Code may be used to identify the particular piconet.
- Two other access codes, the Device Access Code (DAC) and the Inquiry Access Code (IAC) may be used during the piconet establishment procedures of paging and inquiry, respectively.
- the header illustrated in Figure 1 A is 54 bits in length. The header may contain information for packet acknowledgement, packet sequence number for reordering, flow control, identity of the slave device within the Bluetooth piconet that is the intended destination or the source of the packet and/or the header enor check (HEC), which is a type of cyclical redundancy check (CRC).
- HEC header enor check
- an 8-bit HEC is computed for a 10-bit header data field to form an 18-bit header.
- the 18-bit header may be protected by a rate-1/3 repeat code to form a 54-bit field as illustrated in Figure 1 A.
- the repeat code is specified for use in improving the signal to noise ratio at the receiver rather than for use in connection with an enor conection code decoding processing at the receiver.
- the payload may be 0 bits for a null packet or range from 240 bits to 2,745 bits in length for data packets.
- the 240 bit length payload may be supported within a single time slot of the Bluetooth specified frame structure.
- the payload can contain data for either a synchronous connection-oriented (SCO) link or an asynchronous connection-less (ACL) link.
- SCO synchronous connection-oriented
- ACL asynchronous connection-less
- Each payload type (ACL or SCO) may be provided a variety of different options for enor conection, including no coding, rate 2/3 block and/or rate 1/3 sequential repeat code.
- the format of coding for the payload may be established at the time of negotiation of a link between a master and a slave device on a Bluetooth piconet. Further details of the BT-1.1 standard format of the header are illustrated in Figure IB.
- the header includes a member address (AMER_ADDR) distinguishing between active members participating on a piconet, a packet type (TYPE), a flow control bit (FLOW) for flow control of packets over the asynchronous link, a one bit acknowledgement indication (ARQN) to acknowledge successful transfer of payload data, a sequence bit (SEQN) providing a sequential numbering scheme for ordering data in a packet stream and a header-enor-check (HEC) to check the header integrity.
- AMER_ADDR member address
- TYPE packet type
- FLOW flow control bit
- ARQN one bit acknowledgement indication
- SEQN sequence bit
- HEC header-enor-check
- the header includes a header enor check (HEC) computed based on the header.
- An enor indicator is calculated based on the received header.
- the received payload is forwarded if the calculated enor indicator indicates an enor free header.
- the header only in the synchronous communication mode, is modified based on an enor conection table when the calculated enor indicator conesponds to a value in the enor conection table and the received payload is forwarded.
- a received packet enor is detected in the synchronous communication mode when the calculated error indicator indicates an enor in the header and the calculated enor indicator does not conespond to a value in the error conection table.
- a received packet enor is detected in the asynchronous communication mode when the calculated enor indicates an enor in the header.
- the enor indicator is a remainder value.
- the header may include n data bits and the enor conection table may be an n-entry table, each of the entries conesponding to an enor in an associated one of the data bits.
- the ad hoc network may be a Bluetooth compliant network and detecting a received packet enor may include discarding the received payload.
- the header may have an eighteen bit length and the HEC may be eight bits of the header.
- the received header may be a repeat coded header and receiving the packet may include demodulating the repeat coded header to provide the header including the HEC.
- detecting a received packet enor further includes discarding the received payload.
- the header further includes a destination device address and modifying the header includes determining a destination device address based on the modified header and forwarding the received payload when the determined destination device address conesponds to an expected destination device address.
- a received packet enor is detected and the received payload is discarded when the determined destination device address does not conespond to the expected destination device address.
- the synchronous connection- oriented (SCO) link is negotiated to establish the synchronous communication mode.
- a frame time is associated with the SCO link.
- a packet received at about the frame time is characterized as a synchronous communication mode received packet.
- Modifying the header, only in the synchronous communication mode includes modifying the header only for the synchronous communication mode received packets.
- Packets not received at about the frame time may be characterized as asynchronous communication mode received packets and forwarding the received payload may include forwarding the received payload for asynchronous communication mode received packets having a destination device address conesponding to an expected destination device address and discarding the received payload for asynchronous communication mode received packets having a destination device address not conesponding to the expected destination device address.
- modifying the header includes, for synchronous mode received packets, forwarding the received payload when the determined destination device address conesponds to the expected destination device address and detecting a received packet enor and discarding the received payload when the determined destination device address does not conespond to the expected destination device address.
- the enor indicator may be a remainder value and calculating the remainder value may include calculating the remainder value based on a generator polynomial and an initial value known to a device receiving a packet and a device transmitting the packet.
- Negotiating a synchronous connection-oriented (SCO) link may include establishing the initial value for the SCO link.
- a bit enor rate for the SCO link is estimated.
- enor control in an ad hoc network includes receiving a packet including a header and a payload, the header including a header enor check (HEC) computed based on the header.
- HEC header enor check
- An enor indicator is calculated based on the received header.
- the received payload is forwarded if the calculated enor indicator indicates an enor free header.
- the header is modified based on an enor conection table when the calculated enor indicator conesponds to a value in the enor conection table and the received payload is forwarded based on the modified header.
- a communication device for an ad hoc network having an asynchronous communication mode and a synchronous communication mode includes a receiver configured to receive a packet including a header and a payload, the header including a header enor check (HEC) computed based on the header.
- the device further includes an enor detect circuit configured to calculate an error indicator based on the received header and an enor conection circuit configured to modify the header based on an enor conection table when the calculated enor indicator conesponds to a value in the enor conection table.
- the enor conection circuit is configured to modify the header only in the synchronous communication mode.
- the device also includes a payload processing circuit configured to forward the received payload when the calculated enor indicator indicates an enor free header and/or when the enor conection circuit modifies the header and to detect a received packet enor when the calculated error indicator indicates an enor in the header and the calculated enor indicator does not conespond to a value in the enor conection table in the synchronous communication mode and to detect a received packet enor in the asynchronous communication mode when the calculated enor indicator indicates an enor in the header.
- the payload processing circuit is further configured to discard the received payload if a received packet enor is detected.
- the payload processing circuit may be further configured to discard the received payload if a received packet enor is detected.
- the header may further include a destination device address and the enor conection circuit may be configured to determine a destination device address based on the modified header.
- the payload processing circuit may be configured to forward the received payload when the determined destination device address conesponds to an expected destination device address and to detect a received packet enor and discard the received payload when the determined destination device address does not conespond to the expected destination device address.
- Figure 2 is a schematic block diagram illustrating a communication device, such as a mobile terminal, according to some embodiments of the present invention.
- Figure 3 is a flowchart illustrating operations for enor control in an ad hoc network according to various embodiments of the present invention.
- Figure 4 is a flowchart illustrating operations for enor control in an ad hoc network according to further embodiments of the present invention.
- Figure 5 is a flowchart illustrating operations for enor control in an ad hoc network according to various embodiments of the present invention.
- Figure 6 is a schematic block diagram illustrating a communication device according to some embodiments of the present invention.
- These computer program instmctions may be provided to a processor of a general purpose computer, special purpose computer, ASIC, and/or other programmable data processing apparatus, such that the instructions, which execute via the processor of the computer and/or other programmable data processing apparatus, create means for implementing the functions/acts specified in the block diagrams and/or operational block or blocks.
- the functions/acts noted in the blocks may occur out of the order noted in the operational illustrations. For example, two blocks shown in succession may in fact be executed substantially concunently or the blocks may sometimes be executed in the reverse order, depending upon the functionality/acts involved.
- wireless terminals that can communicate over an ad hoc, typically short-range (i.e., low power), communication channel, such as a Bluetooth communication channel, with network accessible devices or other wireless devices.
- a “wireless terminal” or “mobile terminal” includes, but is not limited to, a terminal that is configured to communicate via a wireless interface such as, for example, a cellular interface, a wireless local area network interface (WLAN), Bluetooth interface, another RF communication interface, and/or an optical interface.
- a wireless interface such as, for example, a cellular interface, a wireless local area network interface (WLAN), Bluetooth interface, another RF communication interface, and/or an optical interface.
- Example wireless terminals include, but are not limited to, a cellular wireless terminal; a personal communication terminal that may combine a cellular wireless terminal with data processing, facsimile and data communications capabilities; a personal data assistance (PDA) that can include a wireless transceiver, pager, Internet/intranet access, local area network interface, wide area network interface, Web browser, organizer, and/or calendar; and a mobile or fixed computer or other device that includes a wireless transceiver.
- PDA personal data assistance
- the wireless terminal may be configured to communicate via a cellular communication link that may include a protocol such as, for example, ANSI- 136, Global Standard for Mobile (GSM) communication, General Packet Radio Service (GPRS), enhanced data rates for GSM evolution (EDGE), code division multiple access (CDMA), wideband-CDMA, CDMA2000, and UMTS.
- GSM Global Standard for Mobile
- GPRS General Packet Radio Service
- EDGE enhanced data rates for GSM evolution
- CDMA code division multiple access
- CDMA2000 wideband-CDMA2000
- UMTS Code Division Multiple Access
- the Bluetooth protocol provides a universal radio interface in the 2.45 GHz unlicensed frequency band between electronic devices that connect and communicate wirelessly via short-range ad hoc networks.
- Communication protocols as used herein may specify the information communicated, the timing, the frequency, the modulation, and/or the operations for setting-up and/or maintaining a communication connection.
- the present invention may be embodied as a method or device, such as a mobile terminal or other ad hoc protocol supporting devices like headphones or the like. Accordingly, the present invention may take the form of an entirely hardware embodiment, an entirely software embodiment or an embodiment combining software and hardware aspects, all generally refereed to herein as a "circuit.”
- Computer program code for canying out operations of the present invention may be written in an object oriented programming language such as Java®, Smalltalk or C++, a conventional procedural programming languages, such as the "C" programming language, or lower-level code, such as assembly language and/or microcode.
- the program code may execute entirely on a single processor and/or across multiple processors, as a stand-alone software package or as part of another software package.
- the present invention is described below with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems) and computer program products according to embodiments of the invention. It will be understood that each block of the flowchart illustrations and/or block diagrams, and combinations of blocks in the flowchart illustrations and/or block diagrams, can be implemented by computer program instmctions.
- These computer program instmctions may be provided to a processor of a general purpose computer, special purpose computer, or other programmable data processing apparatus to produce a machine, such that the instmctions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions specified in the flowchart illustration and/or block diagram block or blocks.
- the computer program instmctions may also be loaded onto a computer or other programmable data processor to cause a series of operational steps to be performed on the computer or other programmable processor to produce a computer implemented process such that the instmctions that execute on the computer or other programmable processor provide steps for implementing the functions or acts specified in the flowchart illustration and/or block diagram block or blocks.
- FIG. 2 illustrates a mobile wireless terminal 200 receiving an ad hoc wireless communication network signal 175.
- the mobile terminal 200 may include a keyboard/keypad 105, a display 110, a speaker 115, a microphone 120, a network transceiver 125, and a memory 130 that communicate with a processor 140.
- the network transceiver 125 typically comprises a transmitter circuit 150 and a receiver circuit 145, which respectively transmit outgoing radio frequency signals to an ad hoc network transceiver 26 of the network and receive incoming radio frequency signals from the transceiver 26 via an antenna 165.
- the radio frequency signals transmitted between the mobile terminal 200 and the transceiver 26 may comprise both traffic and control signals (e.g. , paging signals/messages for incoming voice/data), which are used to establish and maintain communication with another device, and may provide uplink and/or downlink communications.
- traffic and control signals e.g. , paging signals/messages for incoming voice/data
- the present invention is not limited to such two-way communication systems.
- the foregoing components of the mobile terminal 200 may be included in many conventional mobile terminals and their functionality is generally known to those skilled in the art.
- the term “mobile terminal” or “wireless terminal” may include a cellular radiotelephone with or without a multi-line display; a Personal Communications System (PCS) terminal that may combine a cellular radiotelephone with data processing, facsimile and data communications capabilities; a Personal Data Assistant (PDA) that can include a radiotelephone, pager,
- PCS Personal Communications System
- PDA Personal Data Assistant
- Mobile terminals may also be refened to as "pervasive computing" devices.
- an enor detect circuit 155 that is configured to calculate an enor indicator based on the received header.
- the enor indicator may be a remainder value.
- the mobile terminal 200 of Figure 2 further includes an enor conection circuit 160 configured to modify a header based on an enor conection table when the calculated enor indicator conesponds to a value in an enor conection table 132.
- the error conection table 132 may be stored in the memory 130.
- the enor conection circuit 160 in the embodiments of Figure 2 is configured to modify the header only when the terminal 200 is in the synchronous communication mode (i.e., receives a packet designated for a synchronous connection-oriented (SCO) link). Also shown in Figure 2 is a payload processing circuit 165.
- the payload processing circuit 165 is configured to forward a received payload when the calculated enor indicator from the enor detect circuit 155 indicates an enor free header and/or when the enor conection circuit 160 modifies the header.
- the payload processing circuit 165 may be further configured to detect a received packet enor when the calculated enor indicator indicates an enor in the header and the calculated enor indicator does not conespond to a value in the enor conection table for a packet received in the synchronous communication mode.
- the payload processing circuit 165 may be configured to detect a received packet enor in the asynchronous communication mode when the calculated enor indicator indicates an enor in the header.
- the payload processing circuit 165 in some embodiments of the present invention is further configured to discard a received payload if a received packet enor is detected.
- the payload processing circuit 165 may be further configured to discard a received packet based on a received packet enor when a determined destination device address for a packet processed by the enor detect circuit 155 and the enor conection circuit 160 does not conespond to the expected destination device address (i.e., the address of the receiving device).
- the enor conection circuit 160 may be configured to determine the destination device address based on the modified header selected by the enor conection circuit 160. While the enor detect circuit 155, enor conection circuit 160 and payload processing circuit 165 are illustrated in the embodiments of Figure 2 as implemented on the processor 140, it will be understood that the functionality of the different circuits may be distributed across multiple processors.
- the allocation of functionality between the respective enor detect 155, enor conection 160 and payload processing 165 circuits may be distributed differently between the respective circuits and the present invention is not limited to embodiments having a particular distribution of functionality as described above with reference to Figure 2.
- the communication device for an ad hoc network may be a variety of other devices having either one or two way communication support, such as headsets and/or other accessory devices or the like. Operations for enor control in an ad hoc network having an asynchronous communication mode and a synchronous communication mode will now be described for various embodiments of the present invention with reference to the flow chart illustration of Figure 3.
- operations begin at Block 300 by receiving a packet including a header and a payload.
- the header includes a header enor check (HEC) computed based on the header and included in the header at the transmitting device.
- An enor indicator is calculated based on the received header (Block 305). As will be described more fully with reference to the exemplary embodiments of Figure 6, the enor indicator may be a remainder value.
- Based on the calculated enor indicator it is determined if the received header is an enor free header (Block 310). If the header is not enor free, it is determined if the calculated enor indicator conesponds to a value in the enor conection table (Block 315).
- a received packet enor is detected (Block 325). If the calculated enor indicator does conespond to a value in the enor conection table, the header is modified (Block 320). The received payload is forwarded if the calculated enor indicator indicates an enor free header at Block 310 or after modifying the header at Block 320 (Block 330). Operations described with reference to Blocks 315 and 320 may be canied out only in the synchronous communication mode of the receiving device. Accordingly, it will be understood that, in an asynchronous communication mode, if an enor is detected in the header at Block 325, then a received packet enor is detected.
- the receiving device may discard the payload rather than forwarding the payload.
- Operations for enor control in an ad hoc network having an asynchronous communication mode and a synchronous communication mode for further embodiments of the present invention will now be described with reference to the flow chart illustration of Figure 4.
- Operations begin at Block 400 by receiving a packet including a header and a payload, where the header includes a header enor check (HEC) computed based on the header.
- An enor indicator is calculated based on the received header (Block 405). If the calculated enor indicator indicates an enor free header (Block 410), the received payload is forwarded (Block 440).
- HEC header enor check
- the destination device address is determined based on a candidate modified header, and if the determined destination device address does not conespond to an expected destination device address (Block 430), a received packet enor is detected (Block 425). For example, an SCO link may be negotiated and set up for a particular master and slave pair of devices.
- synchronous communication mode may be determined based on the presumption that a packet received at a particular time is associated with such a specific SCO link, if the modified address generated by the enor conection logic described above indicates a destination device having a different address, there likely was an enor in either the assumption that the received packet was associated with a particular SCO link or that the modified header does not accurately conect an enor in the received packet.
- a particular multi-bit enor condition may conespond to an enor table value associated with a distinct single bit enor resulting in a possible modified header that does not conect an enor but, instead is itself enoneous.
- the header is modified based on the enor conection table (Block 435).
- the received payload associated with the successfully modified header is forwarded to the destination device address (Block 440).
- Operations for enor control in an ad hoc network related to determining whether enor conection should be enabled or disabled will now be further described with reference to the flowchart illustration of Figure 5. As shown in Figure 5, operations begin at Block 500 by negotiating a synchronous connection-oriented (SCO) link between a master and slave device to establish a synchronous communication mode.
- the negotiation of the SCO link at Block 500 may establish various aspects of the SCO link, including aspects such as a frame and time slot associated with the SCO link.
- a particular frame time may be associated with the SCO link (Block 505). If a packet is received at the associated frame time of the SCO link (Block 510), the packet is characterized as a synchronous communication mode received packet (Block 515). Otherwise, the packet is characterized as an asynchronous communication mode received packet (Block 535).
- the use of error conection even in synchronous communication mode may be limited.
- the enor conection table may be configured specifically to conect only single bit enors and may be subject to an unacceptable risk of false header correction above a certain bit enor rate for a channel.
- some embodiments of the present invention provide for estimating an enor rate for the link (Block 520).
- enor conection is disabled (Block 540). If the criterion is satisfied (Block 525), enor conection is enabled (Block 530).
- header modification based on an enor conection table may be disabled in both synchronous communication mode and asynchronous communication mode.
- header enor conection is disabled in asynchronous communication mode without regard to a channel bit enor rate as the receiver may use information in the header to determine the packet destination and other coixtrol information associated with the asynchronous communication link. Accordingly, a bit enor in one of the header fields illustrated in Figure IB could cause the receive and transmit link control states to diverge, which may result in a significant deterioration of communication performance.
- enor conection as described herein may be limited to SCO links where the receive destination address for a packet may be known in advance based on knowledge of when an SCO packet burst should occur as established at the time of negotiation of the SCO link.
- the present invention will now be further described with reference to the schematic block diagram of various embodiments of the present invention illustrated in Figure 6.
- the embodiments in Figure 6 may provide improved performance of an SCO link by reducing HEC enor rates for such a link.
- the embodiments of Figure 6 are particularly directed to an ad hoc network based on the BT-1.1 standard of Bluetooth.
- Blocks 605 through 620 illustrate the computation of a header h by the Bluetooth transmitter which is transmitted with the payload p over the channel 625.
- An M-bit cyclical redundancy check (CRC) 615 is computed on the M-bit header data 610 by the CRC calculation circuit 605 using a generator polynomial G and an initial value P that is known by both the transmitter and the receiver.
- the (N+M)-bit header h is rate- 1/3 repeat-coded per the Bluetooth BT-1.1 standard and then transmitted together with the payload over the channel 625 to the receiver.
- the received header x (after combining with repeated bits) is given by:
- the rate- 1/3 combiner 630 may be used in demodulating a received signal to advantageously improve the signal to noise ratio using the rate- 1/3 repeat coded received signal to generate the received header x.
- the receiver CRC calculation circuit 635 calculates the CRC remainder r on the received vector , using techniques known to those of skill in the art, based on the polynomial G and the initial value P.
- the enor conection table E has N entries with the i' h entry E,- conesponding to the CRC remainder resulting from a single bit enor in the i th position of the header h, such that:
- the table E can be precomputed based on the fixed value of G and then stored for usage during link activity.
- the f 1 bit in x may be conected by the enor conection EC circuit 645. If r does not match any value in the table E 640, then no conection may occur and the no match indication may be provided to the control logic block 650 to prevent forwarding of the payload as illustrated by the switch 655 in Figure 6.
- the match indication may be combined in the control logic block 650 with expected link type information (SCO or ACL) and an Enable EC control indicator (such as based on a determination or estimate of channel 625 enor rate) to allow the enor conection to be enabled and/or disabled under software control.
- expected link type information SCO or ACL
- Enable EC control indicator such as based on a determination or estimate of channel 625 enor rate
- Table 1 illustrates an improvement in frame erasures due to HEC, which may lead to performance improvement in, for example, voice over an SCO link.
- This result is modeled for an AWG ⁇ channel where bit enors are independent, but results may differ for a fading channel where enors are more likely to occur in blocks (i.e., higher probability of multi-bit enors in the header).
- the CRC operation maps the 18-bit enors e into the 8-bit remainders r.
- each block in the flow charts or block diagrams may represent a module, segment, or portion of code, which comprises one or more executable instructions for implementing the specified logical act(s).
- the acts noted in the blocks may occur out of the order noted in the figures. For example, two blocks shown in succession may, in fact, be executed substantially concunently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved.
- FIGS and specification there have been disclosed typical illustrative embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE602004020811T DE602004020811D1 (en) | 2004-03-17 | 2004-11-09 | SELECTIVE HEADER ERROR CORRECTION FOR AD HOC NETWORKS |
EP04810588A EP1733508B1 (en) | 2004-03-17 | 2004-11-09 | Selective header error correction for ad hoc networks |
JP2007503891A JP4700683B2 (en) | 2004-03-17 | 2004-11-09 | Selective header error correction for ad hoc networks |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/803,139 | 2004-03-17 | ||
US10/803,139 US7443785B2 (en) | 2004-03-17 | 2004-03-17 | Selective error correction for ad hoc networks having multiple communication modes |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2005096553A1 true WO2005096553A1 (en) | 2005-10-13 |
Family
ID=34959615
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2004/037337 WO2005096553A1 (en) | 2004-03-17 | 2004-11-09 | Selective header error correction for ad hoc networks |
Country Status (6)
Country | Link |
---|---|
US (1) | US7443785B2 (en) |
EP (1) | EP1733508B1 (en) |
JP (1) | JP4700683B2 (en) |
CN (1) | CN100568838C (en) |
DE (1) | DE602004020811D1 (en) |
WO (1) | WO2005096553A1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008178099A (en) * | 2007-01-16 | 2008-07-31 | Research In Motion Ltd | Apparatus, and associated method for selecting whether to reject as invalid data segment received at communication station |
US7548559B2 (en) * | 2006-03-10 | 2009-06-16 | Intel Corporation | Methods and apparatus for providing a header resynchronization system for a broadband wireless access network |
WO2009137635A1 (en) * | 2008-05-08 | 2009-11-12 | Harris Corporation | Mobile ad hoc network with isosynchronous communications and related method |
WO2009135873A1 (en) * | 2008-05-06 | 2009-11-12 | Alcatel Lucent | Recovery of transmission errors |
JP2011520372A (en) * | 2008-05-06 | 2011-07-14 | アルカテル−ルーセント | Transmission error recovery |
Families Citing this family (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102004013494B4 (en) * | 2004-03-18 | 2006-12-28 | Infineon Technologies Ag | Method and device for adaptively activating or deactivating the coordination of the radio activities of two mobile radio transmitting and / or receiving devices |
US8406211B2 (en) * | 2004-09-29 | 2013-03-26 | Telefonaktiebolaget Lm Ericsson (Publ) | Forward error correction for broadcast/multicast service |
US8054752B2 (en) | 2005-12-22 | 2011-11-08 | Intuitive Surgical Operations, Inc. | Synchronous data communication |
US20070198982A1 (en) * | 2006-02-21 | 2007-08-23 | International Business Machines Corporation | Dynamic resource allocation for disparate application performance requirements |
KR101224591B1 (en) | 2006-02-23 | 2013-01-22 | 삼성전자주식회사 | Network intermediate device and method thereof |
US7533327B2 (en) * | 2006-03-07 | 2009-05-12 | Broadcom Corporation | Method and system for bluetooth decoding |
US8560920B2 (en) * | 2006-10-05 | 2013-10-15 | Freescale Semiconductor, Inc. | Error correction via lookup in compressed error location data |
JP2008205689A (en) * | 2007-02-19 | 2008-09-04 | Sony Corp | Communication apparatus, communicating method, and computer program |
EP2194667B1 (en) * | 2008-12-03 | 2017-03-15 | Alcatel Lucent | Error control on-demand |
US9641216B2 (en) * | 2009-04-07 | 2017-05-02 | Battelle Energy Alliance, Llc | Monitoring devices and systems for monitoring frequency hopping wireless communications, and related methods |
US20100306442A1 (en) * | 2009-06-02 | 2010-12-02 | International Business Machines Corporation | Detecting lost and out of order posted write packets in a peripheral component interconnect (pci) express network |
JP5453948B2 (en) * | 2009-06-18 | 2014-03-26 | 富士通セミコンダクター株式会社 | Data reception processing method and data reception processing device |
US8359518B2 (en) * | 2009-10-27 | 2013-01-22 | Altera Canada Co. | 2D product code and method for detecting false decoding errors |
US8413006B1 (en) * | 2010-02-12 | 2013-04-02 | Pmc-Sierra, Inc. | Error detection and correction in data and control words |
KR101751497B1 (en) | 2010-06-11 | 2017-06-27 | 삼성전자주식회사 | Apparatus and method using matrix network coding |
US9331962B2 (en) | 2010-06-27 | 2016-05-03 | Valens Semiconductor Ltd. | Methods and systems for time sensitive networks |
KR101678610B1 (en) | 2010-07-27 | 2016-11-23 | 삼성전자주식회사 | Method and apparatus for subband coordinated multi-point communication based on long-term channel state information |
US9178640B2 (en) * | 2010-08-20 | 2015-11-03 | Qualcomm Incorporated | Determination of network synchronization |
JP5624848B2 (en) * | 2010-10-22 | 2014-11-12 | 株式会社日立製作所 | Optical communication card and optical transmission device |
JP5982869B2 (en) * | 2012-02-28 | 2016-08-31 | 富士ゼロックス株式会社 | Transmission / reception system and program |
AT512743A1 (en) * | 2012-04-11 | 2013-10-15 | Fts Computertechnik Gmbh | Method and master clock for creating fail-silent synchronization messages |
US9015184B2 (en) * | 2012-06-19 | 2015-04-21 | Hewlett-Packard Development Company, L.P. | Protocol compliant archiving |
GB201302402D0 (en) * | 2013-02-11 | 2013-03-27 | Telecom Ltd Q | Communication apparatus |
US20180234535A1 (en) * | 2017-02-10 | 2018-08-16 | Mediatek Inc. | Method and apparatus for communication |
US11050514B1 (en) * | 2020-05-21 | 2021-06-29 | Microsoft Technology Licensing, Llc | Error recovery and power management between nodes of an interconnection network |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5327438A (en) * | 1990-03-05 | 1994-07-05 | Nec Corporation | Error correction system capable of correcting an error in a packet header by the use of a Reed-Solomon code |
EP0938206A2 (en) * | 1998-02-24 | 1999-08-25 | Tektronix, Inc. | Parallel synchronous header correction machine for ATM |
EP1059775A1 (en) * | 1999-06-09 | 2000-12-13 | Lucent Technologies Inc. | Error correction based on headers |
US6553038B1 (en) * | 1998-01-30 | 2003-04-22 | Sony Corporation | Communication system |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4592935B2 (en) * | 2000-09-11 | 2010-12-08 | パナソニック株式会社 | Header restoration apparatus and header restoration method |
JP3611875B2 (en) * | 1994-02-01 | 2005-01-19 | 旭化成マイクロシステム株式会社 | Wireless communication device |
JPH10307691A (en) * | 1997-05-06 | 1998-11-17 | Canon Inc | Method and device for data communication, printing device, and printing system including the same |
US6389022B1 (en) * | 1997-10-25 | 2002-05-14 | Samsung Electronics, Co., Ltd. | Method for controlling the asynchronous transfer mode call in an ATM switching system |
JP3543647B2 (en) * | 1998-10-27 | 2004-07-14 | セイコーエプソン株式会社 | Data transfer control device and electronic equipment |
JP3529665B2 (en) * | 1999-04-16 | 2004-05-24 | パイオニア株式会社 | Information conversion method, information conversion device, and information reproduction device |
US6571291B1 (en) * | 2000-05-01 | 2003-05-27 | Advanced Micro Devices, Inc. | Apparatus and method for validating and updating an IP checksum in a network switching system |
US6970436B2 (en) * | 2001-05-03 | 2005-11-29 | Lg Electronics Inc. | Apparatus for monitoring asynchronous transfer mode cells in communication systems |
US7522551B2 (en) * | 2001-09-17 | 2009-04-21 | Microsoft Corporation | Method and apparatus for wireless routing on a plurality of different wireless channels |
TWI234766B (en) * | 2001-10-31 | 2005-06-21 | Matsushita Electric Ind Co Ltd | Bi-phase mark reproducing apparatus and optical disc drive device with the same |
JP2003258774A (en) * | 2002-03-01 | 2003-09-12 | Denso Corp | Short range radio communication system, hands-free call system for vehicle, and communication control method for short range radio communication system |
JP2003283381A (en) * | 2002-03-27 | 2003-10-03 | Advantest Corp | Trigger generating equipment, method, program and recording medium recording the program |
JP3761486B2 (en) * | 2002-03-29 | 2006-03-29 | Necインフロンティア株式会社 | Wireless LAN system, main device and program |
US7310337B2 (en) * | 2002-12-31 | 2007-12-18 | Intel Corporation | Packet header alignment |
-
2004
- 2004-03-17 US US10/803,139 patent/US7443785B2/en active Active
- 2004-11-09 EP EP04810588A patent/EP1733508B1/en not_active Expired - Fee Related
- 2004-11-09 CN CNB2004800424836A patent/CN100568838C/en not_active Expired - Fee Related
- 2004-11-09 JP JP2007503891A patent/JP4700683B2/en not_active Expired - Fee Related
- 2004-11-09 WO PCT/US2004/037337 patent/WO2005096553A1/en not_active Application Discontinuation
- 2004-11-09 DE DE602004020811T patent/DE602004020811D1/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5327438A (en) * | 1990-03-05 | 1994-07-05 | Nec Corporation | Error correction system capable of correcting an error in a packet header by the use of a Reed-Solomon code |
US6553038B1 (en) * | 1998-01-30 | 2003-04-22 | Sony Corporation | Communication system |
EP0938206A2 (en) * | 1998-02-24 | 1999-08-25 | Tektronix, Inc. | Parallel synchronous header correction machine for ATM |
EP1059775A1 (en) * | 1999-06-09 | 2000-12-13 | Lucent Technologies Inc. | Error correction based on headers |
Non-Patent Citations (1)
Title |
---|
BLUETOOTH: "Specification Volume 1, Core, Version 1.1", SPECIFICATION OF THE BLUETOOTH SYSTEM, 22 February 2001 (2001-02-22), pages 35 - 181, XP002321916 * |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7548559B2 (en) * | 2006-03-10 | 2009-06-16 | Intel Corporation | Methods and apparatus for providing a header resynchronization system for a broadband wireless access network |
JP2008178099A (en) * | 2007-01-16 | 2008-07-31 | Research In Motion Ltd | Apparatus, and associated method for selecting whether to reject as invalid data segment received at communication station |
JP4659049B2 (en) * | 2007-01-16 | 2011-03-30 | リサーチ イン モーション リミテッド | Apparatus for selecting whether to reject a data segment received at a communication station as invalid and associated method |
WO2009135873A1 (en) * | 2008-05-06 | 2009-11-12 | Alcatel Lucent | Recovery of transmission errors |
EP2129028A1 (en) * | 2008-05-06 | 2009-12-02 | Alcatel Lucent | Recovery of transmission errorrs |
JP2011520372A (en) * | 2008-05-06 | 2011-07-14 | アルカテル−ルーセント | Transmission error recovery |
US8458570B2 (en) | 2008-05-06 | 2013-06-04 | Alcatel Lucent | Recovery of transmission errors |
US8489968B2 (en) | 2008-05-06 | 2013-07-16 | Alcatel Lucent | Recovery of transmission errors |
KR101584829B1 (en) * | 2008-05-06 | 2016-01-12 | 알까뗄 루슨트 | Recovery of transmission errors |
WO2009137635A1 (en) * | 2008-05-08 | 2009-11-12 | Harris Corporation | Mobile ad hoc network with isosynchronous communications and related method |
US8009648B2 (en) | 2008-05-08 | 2011-08-30 | Harris Corporation | Mobile ad hoc network with isosynchronous communications and related methods |
Also Published As
Publication number | Publication date |
---|---|
CN1926813A (en) | 2007-03-07 |
JP2007529950A (en) | 2007-10-25 |
US7443785B2 (en) | 2008-10-28 |
CN100568838C (en) | 2009-12-09 |
DE602004020811D1 (en) | 2009-06-04 |
JP4700683B2 (en) | 2011-06-15 |
US20050207350A1 (en) | 2005-09-22 |
EP1733508A1 (en) | 2006-12-20 |
EP1733508B1 (en) | 2009-04-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7443785B2 (en) | Selective error correction for ad hoc networks having multiple communication modes | |
US8989811B2 (en) | Wireless communication apparatus with physical layer processing module and MAC layer processing module and its communication method | |
JP4791378B2 (en) | Communication terminal and mobile communication system provided with the same | |
KR101730568B1 (en) | Systems and methods for generating and decoding short control frames in wireless communications | |
US7818018B2 (en) | Distributed hierarchical scheduling in an AD hoc network | |
US7822440B2 (en) | Method and apparatus for operating a communication station | |
JP2009508397A (en) | Method and apparatus for providing a collaborative relay system associated with a broadband wireless access network | |
Hu et al. | Load adaptive MAC: a hybrid MAC protocol for MIMO SDR MANETs | |
JP4447452B2 (en) | ARQMAC for ad hoc communication network and method using the same | |
WO2020243930A1 (en) | Data transmission method, terminal device and network device | |
US8774733B2 (en) | Method and system for power saving in wireless communications | |
US9350438B2 (en) | Relay within single user, multiple user, multiple access, and/or MIMO wireless communications | |
US20110223950A1 (en) | Radio communication system, radio terminal, and communication control method | |
US20100165903A1 (en) | Radio Communication Terminal and Communication Method | |
JP2004297231A (en) | Mobile communication system, radio base station apparatus and power control method used for them | |
WO2010098404A1 (en) | Wireless communication system, radio base station, radio terminal and communication control method | |
JP2005130010A (en) | Radio lan system and communication control method thereof | |
EP3331291B1 (en) | Wireless transmission power control | |
US9806827B2 (en) | Computing system with interference cancellation mechanism and method of operation thereof | |
CN113167854B (en) | Bluetooth positioning method and Bluetooth equipment | |
JP2011529316A (en) | Media access control transfer protocol | |
US20140064085A1 (en) | Communication node and communication method | |
CN114079537B (en) | Audio packet loss data receiving method, device, audio playing equipment and system | |
WO2024004366A1 (en) | Wireless control device, communication system, program, and control method for wireless control device | |
JP2003258774A (en) | Short range radio communication system, hands-free call system for vehicle, and communication control method for short range radio communication system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DPEN | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed from 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2007503891 Country of ref document: JP Ref document number: 4934/DELNP/2006 Country of ref document: IN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2004810588 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 200480042483.6 Country of ref document: CN |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: DE |
|
WWP | Wipo information: published in national office |
Ref document number: 2004810588 Country of ref document: EP |