WO2006023008A3 - An interconnection fabric using switching networks in hierarchy - Google Patents

An interconnection fabric using switching networks in hierarchy Download PDF

Info

Publication number
WO2006023008A3
WO2006023008A3 PCT/US2005/020945 US2005020945W WO2006023008A3 WO 2006023008 A3 WO2006023008 A3 WO 2006023008A3 US 2005020945 W US2005020945 W US 2005020945W WO 2006023008 A3 WO2006023008 A3 WO 2006023008A3
Authority
WO
WIPO (PCT)
Prior art keywords
switching networks
interconnection fabric
hierarchy
conductors
large number
Prior art date
Application number
PCT/US2005/020945
Other languages
French (fr)
Other versions
WO2006023008A2 (en
Inventor
Peter M Pani
Benjamin S Ting
Original Assignee
Advantage Logic Inc
Peter M Pani
Benjamin S Ting
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advantage Logic Inc, Peter M Pani, Benjamin S Ting filed Critical Advantage Logic Inc
Publication of WO2006023008A2 publication Critical patent/WO2006023008A2/en
Publication of WO2006023008A3 publication Critical patent/WO2006023008A3/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/15—Interconnection of switching modules

Abstract

An interconnection fabric using switching networks hierarchically to allow interconnections of large number of a first plurality of conductors to a large number of k plurality of conductors is described. The resulting interconnection fabric can be used in switching networks, routers and programmable logic circuits.
PCT/US2005/020945 2004-07-29 2005-06-15 An interconnection fabric using switching networks in hierarchy WO2006023008A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/909,810 2004-07-29
US10/909,810 US7460529B2 (en) 2004-07-29 2004-07-29 Interconnection fabric using switching networks in hierarchy

Publications (2)

Publication Number Publication Date
WO2006023008A2 WO2006023008A2 (en) 2006-03-02
WO2006023008A3 true WO2006023008A3 (en) 2007-01-25

Family

ID=35732103

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2005/020945 WO2006023008A2 (en) 2004-07-29 2005-06-15 An interconnection fabric using switching networks in hierarchy

Country Status (2)

Country Link
US (1) US7460529B2 (en)
WO (1) WO2006023008A2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6975139B2 (en) 2004-03-30 2005-12-13 Advantage Logic, Inc. Scalable non-blocking switching network for programmable logic
US8341580B2 (en) * 2009-09-28 2012-12-25 Advantage Logic, Inc. Modular routing fabric using switching networks

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5519629A (en) * 1993-07-19 1996-05-21 Hewlett-Packard Company Tileable gate array cell for programmable logic devices and gate array having tiled gate array cells
US5818254A (en) * 1995-06-02 1998-10-06 Advanced Micro Devices, Inc. Multi-tiered hierarchical high speed switch matrix structure for very high-density complex programmable logic devices

Family Cites Families (73)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4020469A (en) * 1975-04-09 1977-04-26 Frank Manning Programmable arrays
US4661901A (en) * 1982-12-23 1987-04-28 International Business Machines Corporation Microprocessor control system utilizing overlapped programmable logic arrays
US4736333A (en) * 1983-08-15 1988-04-05 California Institute Of Technology Electronic musical instrument
US4870302A (en) * 1984-03-12 1989-09-26 Xilinx, Inc. Configurable electrical circuit having configurable logic elements and configurable interconnects
USRE34363E (en) * 1984-03-12 1993-08-31 Xilinx, Inc. Configurable electrical circuit having configurable logic elements and configurable interconnects
ES2002307A6 (en) 1985-09-11 1988-08-01 Pilkington Micro Electronics Semi-conductor integrated circuits.
US4720780A (en) * 1985-09-17 1988-01-19 The Johns Hopkins University Memory-linked wavefront array processor
US4700187A (en) * 1985-12-02 1987-10-13 Concurrent Logic, Inc. Programmable, asynchronous logic cell and array
US4758745B1 (en) * 1986-09-19 1994-11-15 Actel Corp User programmable integrated circuit interconnect architecture and test method
US5187393A (en) * 1986-09-19 1993-02-16 Actel Corporation Reconfigurable programmable interconnect architecture
US5367208A (en) * 1986-09-19 1994-11-22 Actel Corporation Reconfigurable programmable interconnect architecture
US4918440A (en) * 1986-11-07 1990-04-17 Furtek Frederick C Programmable logic cell and array
US5243208A (en) * 1987-05-27 1993-09-07 Hitachi, Ltd. Semiconductor integrated circuit device having a gate array with a ram and by-pass signal lines which interconnect a logic section and I/O unit circuit of the gate array
US4815003A (en) * 1987-06-19 1989-03-21 General Electric Company Structured design method for high density standard cell and macrocell layout of VLSI chips
US4847612A (en) * 1988-01-13 1989-07-11 Plug Logic, Inc. Programmable logic device
US4912342A (en) * 1988-05-05 1990-03-27 Altera Corporation Programmable logic device with array blocks with programmable clocking
US5329470A (en) * 1988-12-02 1994-07-12 Quickturn Systems, Inc. Reconfigurable hardware emulation system
IT1225638B (en) * 1988-12-28 1990-11-22 Sgs Thomson Microelectronics LOGIC DEVICE INTEGRATED AS A NETWORK OF DISTRIBUTED MEMORY LINKS
GB8906145D0 (en) * 1989-03-17 1989-05-04 Algotronix Ltd Configurable cellular array
US5212652A (en) 1989-08-15 1993-05-18 Advanced Micro Devices, Inc. Programmable gate array with improved interconnect structure
US5349691A (en) * 1990-07-03 1994-09-20 Xilinx, Inc. Programming process for 3-level programming logic devices
US5144166A (en) 1990-11-02 1992-09-01 Concurrent Logic, Inc. Programmable logic cell and array
JP2564044B2 (en) * 1991-02-27 1996-12-18 株式会社東芝 Programmable logic circuit
US5122685A (en) * 1991-03-06 1992-06-16 Quicklogic Corporation Programmable application specific integrated circuit and logic cell therefor
US5204556A (en) * 1991-05-06 1993-04-20 Lattice Semiconductor Corporation Programmable interconnect structure for logic blocks
US5221865A (en) * 1991-06-21 1993-06-22 Crosspoint Solutions, Inc. Programmable input/output buffer circuit with test capability
US5338984A (en) * 1991-08-29 1994-08-16 National Semiconductor Corp. Local and express diagonal busses in a configurable logic array
US5298805A (en) * 1991-08-29 1994-03-29 National Semiconductor Corporation Versatile and efficient cell-to-local bus interface in a configurable logic array
US5260610A (en) * 1991-09-03 1993-11-09 Altera Corporation Programmable logic element interconnections for programmable logic array integrated circuits
US5550782A (en) * 1991-09-03 1996-08-27 Altera Corporation Programmable logic array integrated circuits
US5260611A (en) * 1991-09-03 1993-11-09 Altera Corporation Programmable logic array having local and long distance conductors
US5208491A (en) * 1992-01-07 1993-05-04 Washington Research Foundation Field programmable gate array
GB9223226D0 (en) 1992-11-05 1992-12-16 Algotronix Ltd Improved configurable cellular array (cal ii)
US5396126A (en) * 1993-02-19 1995-03-07 At&T Corp. FPGA with distributed switch matrix
AU6958694A (en) 1993-05-28 1994-12-20 Regents Of The University Of California, The Field programmable logic device with dynamic interconnections to a dynamic logic core
JPH0713945A (en) * 1993-06-16 1995-01-17 Nippon Sheet Glass Co Ltd Bus structure of multiprocessor system with separated arithmetic processing part and control/storage part
GB9312674D0 (en) 1993-06-18 1993-08-04 Pilkington Micro Electronics Configurabel logic array
US5444394A (en) * 1993-07-08 1995-08-22 Altera Corporation PLD with selective inputs from local and global conductors
US6462578B2 (en) * 1993-08-03 2002-10-08 Btr, Inc. Architecture and interconnect scheme for programmable logic circuits
US5457410A (en) 1993-08-03 1995-10-10 Btr, Inc. Architecture and interconnect scheme for programmable logic circuits
US6051991A (en) * 1993-08-03 2000-04-18 Btr, Inc. Architecture and interconnect scheme for programmable logic circuits
US5455525A (en) * 1993-12-06 1995-10-03 Intelligent Logic Systems, Inc. Hierarchically-structured programmable logic array and system for interconnecting logic elements in the logic array
DE69430320T2 (en) * 1993-12-13 2002-10-10 Lattice Semiconductor Corp APPLICATION-SPECIFIC MODULES IN A PROGRAMMABLE LOGIC BLOCK
US5369314A (en) * 1994-02-22 1994-11-29 Altera Corporation Programmable logic device with redundant circuitry
US6181162B1 (en) * 1994-04-10 2001-01-30 Altera Corporation Programmable logic device with highly routable interconnect
EP0755588B1 (en) 1994-04-14 2002-03-06 Btr, Inc. Architecture and interconnect scheme for programmable logic circuits
US5406525A (en) * 1994-06-06 1995-04-11 Motorola, Inc. Configurable SRAM and method for providing the same
US5547410A (en) * 1994-07-08 1996-08-20 General Electric Company Method of making an improved target/stem connection for x-ray tube anode assemblies
US5656121A (en) 1994-08-19 1997-08-12 Minnesota Mining And Manufacturing Company Method of making multi-layer composites having a fluoropolymer layer
US5761099A (en) 1994-11-04 1998-06-02 Altera Corporation Programmable logic array integrated circuits with enhanced carry routing
US5581199A (en) * 1995-01-04 1996-12-03 Xilinx, Inc. Interconnect architecture for field programmable gate array using variable length conductors
US5537057A (en) * 1995-02-14 1996-07-16 Altera Corporation Programmable logic array device with grouped logic regions and three types of conductors
US5572148A (en) * 1995-03-22 1996-11-05 Altera Corporation Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory
KR19990008270A (en) * 1995-05-03 1999-01-25 팅 벤자민 에스. Scalable multilevel interconnect architecture
US5850564A (en) * 1995-05-03 1998-12-15 Btr, Inc, Scalable multiple level tab oriented interconnect architecture
US5815004A (en) * 1995-10-16 1998-09-29 Xilinx, Inc. Multi-buffered configurable logic block output lines in a field programmable gate array
US5894228A (en) * 1996-01-10 1999-04-13 Altera Corporation Tristate structures for programmable logic devices
US6034547A (en) * 1996-09-04 2000-03-07 Advantage Logic, Inc. Method and apparatus for universal program controlled bus
US5880597A (en) * 1996-09-18 1999-03-09 Altera Corporation Interleaved interconnect for programmable logic array devices
US5825202A (en) * 1996-09-26 1998-10-20 Xilinx, Inc. Integrated circuit with field programmable and application specific logic areas
US6300794B1 (en) * 1996-10-10 2001-10-09 Altera Corporation Programmable logic device with hierarchical interconnection resources
US5883526A (en) * 1997-04-17 1999-03-16 Altera Corporation Hierarchical interconnect for programmable logic devices
US5914616A (en) * 1997-02-26 1999-06-22 Xilinx, Inc. FPGA repeatable interconnect structure with hierarchical interconnect lines
US5963050A (en) * 1997-02-26 1999-10-05 Xilinx, Inc. Configurable logic element with fast feedback paths
US6016063A (en) * 1998-02-04 2000-01-18 Xilinx, Inc. Method and apparatus for connecting long lines to form wide logic functions
US6038627A (en) * 1998-03-16 2000-03-14 Actel Corporation SRAM bus architecture and interconnect to an FPGA
US6507216B1 (en) * 1998-11-18 2003-01-14 Altera Corporation Efficient arrangement of interconnection resources on programmable logic devices
US6163168A (en) * 1998-12-09 2000-12-19 Vantis Corporation Efficient interconnect network for use in FPGA device having variable grain architecture
US6515509B1 (en) * 2000-07-13 2003-02-04 Xilinx, Inc. Programmable logic device structures in standard cell devices
US6693456B2 (en) * 2000-08-04 2004-02-17 Leopard Logic Inc. Interconnection network for a field programmable gate array
US6686768B2 (en) * 2001-07-05 2004-02-03 Alan Elbert Comer Electrically-programmable interconnect architecture for easily-configurable stacked circuit arrangements
US6594810B1 (en) * 2001-10-04 2003-07-15 M2000 Reconfigurable integrated circuit with a scalable architecture
US6975139B2 (en) * 2004-03-30 2005-12-13 Advantage Logic, Inc. Scalable non-blocking switching network for programmable logic

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5519629A (en) * 1993-07-19 1996-05-21 Hewlett-Packard Company Tileable gate array cell for programmable logic devices and gate array having tiled gate array cells
US5818254A (en) * 1995-06-02 1998-10-06 Advanced Micro Devices, Inc. Multi-tiered hierarchical high speed switch matrix structure for very high-density complex programmable logic devices

Also Published As

Publication number Publication date
US20060023704A1 (en) 2006-02-02
US7460529B2 (en) 2008-12-02
WO2006023008A2 (en) 2006-03-02

Similar Documents

Publication Publication Date Title
Flich et al. Logic-based distributed routing for NoCs
AU2003287649A1 (en) Method and apparatus to perform translation in a modular system comprising network nodes and a switching fabric
JP2007531461A5 (en)
WO2006020298A3 (en) Collective network for computer structures
AU5851596A (en) Floor plan for scalable multiple level interconnect architec ture
CN107005241A (en) Mixed radix and/or mixed mode switch matrix architectural framework and integrated circuit, and the method for operating it
WO2006090126A3 (en) Aligned logic cell grid and interconnect routing architecture
TW200701397A (en) Selective copper alloy interconnections in semiconductor devices and methods of forming the same
WO2005109220A3 (en) Network with programmable interconnect nodes adapted to large integrated circuits
CN105099423A (en) Method and circuit for scalable cross point switching using 3-d die stacking
ATE523990T1 (en) INTEGRATED CIRCUIT WITH DATA COMMUNICATIONS NETWORK AND METHOD FOR DESIGNING INTEGRATED CIRCUITS
WO2009063542A1 (en) Semiconductor device
GB2528527A8 (en) Subsea electronic module
WO2006023008A3 (en) An interconnection fabric using switching networks in hierarchy
CN104052663A (en) Large-scale on-chip chip interconnecting method and routing algorithm for realizing interconnecting structure
CN104520837A (en) Recursive, all-to-all network topologies
Matsutani et al. Fat H-Tree: A cost-efficient tree-based on-chip network
CN101197745A (en) Looped network redundancy Ethernet module and method for implementing looped network redundant data transmission
Kasilingam et al. A novel design of nano router with high-speed crossbar scheduler for digital systems in QCA paradigm
Fan et al. On optimal hyperuniversal and rearrangeable switch box designs
DE60334380D1 (en) INTEGRATED CIRCUIT WITH BUILDING CUTS
CN108717400A (en) A kind of field programmable gate array and communication means
JP2008251061A (en) Shift register
WO2006124927A3 (en) Routing switch for parameterized routing in mesh networks
CN208820815U (en) Reconfigurable routing crossover network based on three-level Clos framework

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase