WO2006034854A3 - Semiconductor memory device having charge-trapping memory cells - Google Patents
Semiconductor memory device having charge-trapping memory cells Download PDFInfo
- Publication number
- WO2006034854A3 WO2006034854A3 PCT/EP2005/010470 EP2005010470W WO2006034854A3 WO 2006034854 A3 WO2006034854 A3 WO 2006034854A3 EP 2005010470 W EP2005010470 W EP 2005010470W WO 2006034854 A3 WO2006034854 A3 WO 2006034854A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- charge
- trapping
- sidewalls
- ridge
- cells
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title abstract 2
- 239000000463 material Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7851—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET with the body tied to the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66833—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a charge trapping gate insulator, e.g. MNOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7887—Programmable transistors with more than two possible different levels of programmation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
- H01L29/7923—Programmable transistors with more than two possible different levels of programmation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0466—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. metal-nitride-oxide-silicon [MNOS], silicon-oxide-nitride-oxide-silicon [SONOS]
- G11C16/0475—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. metal-nitride-oxide-silicon [MNOS], silicon-oxide-nitride-oxide-silicon [SONOS] comprising two or more independent storage sites which store independent data
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
Abstract
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/952,707 | 2004-09-29 | ||
US10/952,707 US7423310B2 (en) | 2004-09-29 | 2004-09-29 | Charge-trapping memory cell and charge-trapping memory device |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2006034854A2 WO2006034854A2 (en) | 2006-04-06 |
WO2006034854A3 true WO2006034854A3 (en) | 2006-06-22 |
Family
ID=35466534
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP2005/010470 WO2006034854A2 (en) | 2004-09-29 | 2005-09-28 | Semiconductor memory device having charge-trapping memory cells |
Country Status (4)
Country | Link |
---|---|
US (1) | US7423310B2 (en) |
DE (1) | DE102004050929B4 (en) |
TW (1) | TWI276218B (en) |
WO (1) | WO2006034854A2 (en) |
Families Citing this family (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI295506B (en) | 2005-02-03 | 2008-04-01 | Samsung Electronics Co Ltd | Semiconductor device having transistor with vertical gate electrode and method of fabricating the same |
US7473952B2 (en) * | 2005-05-02 | 2009-01-06 | Infineon Technologies Ag | Memory cell array and method of manufacturing the same |
JP4822792B2 (en) * | 2005-10-04 | 2011-11-24 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US7589387B2 (en) * | 2005-10-05 | 2009-09-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | SONOS type two-bit FinFET flash memory cell |
US7394128B2 (en) * | 2005-12-15 | 2008-07-01 | Infineon Technologies Ag | Semiconductor memory device with channel regions along sidewalls of fins |
JP4496179B2 (en) * | 2006-03-13 | 2010-07-07 | 株式会社東芝 | Semiconductor memory device and manufacturing method thereof |
US20070246765A1 (en) * | 2006-03-30 | 2007-10-25 | Lars Bach | Semiconductor memory device and method for production |
KR100777016B1 (en) | 2006-06-20 | 2007-11-16 | 재단법인서울대학교산학협력재단 | A nand flash memory array having a pillar structure and a fabricating method of the same |
US7700427B2 (en) * | 2007-06-13 | 2010-04-20 | Qimonda Ag | Integrated circuit having a Fin structure |
JP5301123B2 (en) * | 2007-07-25 | 2013-09-25 | スパンション エルエルシー | Semiconductor device and manufacturing method thereof |
JPWO2009025368A1 (en) * | 2007-08-22 | 2010-11-25 | 株式会社東芝 | Semiconductor memory device and manufacturing method of semiconductor memory device |
US7919792B2 (en) * | 2008-12-18 | 2011-04-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Standard cell architecture and methods with variable design rules |
US8461640B2 (en) | 2009-09-08 | 2013-06-11 | Silicon Storage Technology, Inc. | FIN-FET non-volatile memory cell, and an array and method of manufacturing |
US9443851B2 (en) | 2014-01-03 | 2016-09-13 | Samsung Electronics Co., Ltd. | Semiconductor devices including finFETs and local interconnect layers and methods of fabricating the same |
US9634018B2 (en) | 2015-03-17 | 2017-04-25 | Silicon Storage Technology, Inc. | Split gate non-volatile memory cell with 3D finFET structure, and method of making same |
CN108243625B (en) | 2015-11-03 | 2022-04-22 | 硅存储技术公司 | Split-gate non-volatile flash memory cell with metal gate and method of making the same |
WO2017104505A1 (en) * | 2015-12-18 | 2017-06-22 | 株式会社フローディア | Memory cell, nonvolatile semiconductor storage device, and method for manufacturing nonvolatile semiconductor storage device |
JP6688698B2 (en) * | 2016-07-08 | 2020-04-28 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
US10312247B1 (en) | 2018-03-22 | 2019-06-04 | Silicon Storage Technology, Inc. | Two transistor FinFET-based split gate non-volatile floating gate flash memory and method of fabrication |
US10468428B1 (en) | 2018-04-19 | 2019-11-05 | Silicon Storage Technology, Inc. | Split gate non-volatile memory cells and logic devices with FinFET structure, and method of making same |
US10727240B2 (en) | 2018-07-05 | 2020-07-28 | Silicon Store Technology, Inc. | Split gate non-volatile memory cells with three-dimensional FinFET structure |
US10714536B2 (en) * | 2018-10-23 | 2020-07-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method to form memory cells separated by a void-free dielectric structure |
US11257908B2 (en) * | 2018-10-26 | 2022-02-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Transistors with stacked semiconductor layers as channels |
US10797142B2 (en) | 2018-12-03 | 2020-10-06 | Silicon Storage Technology, Inc. | FinFET-based split gate non-volatile flash memory with extended source line FinFET, and method of fabrication |
US10937794B2 (en) | 2018-12-03 | 2021-03-02 | Silicon Storage Technology, Inc. | Split gate non-volatile memory cells with FinFET structure and HKMG memory and logic gates, and method of making same |
CN111200020B (en) * | 2019-04-15 | 2021-01-08 | 合肥晶合集成电路股份有限公司 | High voltage semiconductor device and method for manufacturing the same |
US20210193671A1 (en) | 2019-12-20 | 2021-06-24 | Silicon Storage Technology, Inc. | Method Of Forming A Device With Split Gate Non-volatile Memory Cells, HV Devices Having Planar Channel Regions And FINFET Logic Devices |
US11114451B1 (en) * | 2020-02-27 | 2021-09-07 | Silicon Storage Technology, Inc. | Method of forming a device with FinFET split gate non-volatile memory cells and FinFET logic devices |
US11362100B2 (en) | 2020-03-24 | 2022-06-14 | Silicon Storage Technology, Inc. | FinFET split gate non-volatile memory cells with enhanced floating gate to floating gate capacitive coupling |
US11237205B2 (en) * | 2020-05-06 | 2022-02-01 | Nanya Technology Corporation | Test array structure, wafer structure and wafer testing method |
WO2022060402A1 (en) | 2020-09-21 | 2022-03-24 | Silicon Storage Technology, Inc. | Method of forming a device with planar split gate non-volatile memory cells, high voltage devices and finfet logic devices |
CN114446972A (en) | 2020-10-30 | 2022-05-06 | 硅存储技术股份有限公司 | Split gate non-volatile memory cell, HV and logic device with finfet structure and method of fabricating the same |
WO2023172279A1 (en) | 2022-03-08 | 2023-09-14 | Silicon Storage Technology, Inc. | Method of forming a device with planar split gate non-volatile memory cells, planar hv devices, and finfet logic devices on a substrate |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020055247A1 (en) * | 1998-03-24 | 2002-05-09 | Infineon Technologies Ag | Method for fabricating a memory cell configuration |
US20030042531A1 (en) * | 2001-09-04 | 2003-03-06 | Lee Jong Ho | Flash memory element and manufacturing method thereof |
WO2003096424A1 (en) * | 2002-05-10 | 2003-11-20 | Infineon Technologies Ag | Non-volatile flash semiconductor memory and production method |
DE10241171A1 (en) * | 2002-09-05 | 2004-03-18 | Infineon Technologies Ag | Word and bit line arrangement for a FINFET semiconductor memory |
DE10241170A1 (en) * | 2002-09-05 | 2004-03-18 | Infineon Technologies Ag | High density NROM FINFET |
WO2004053982A2 (en) * | 2002-12-12 | 2004-06-24 | Infineon Technologies Ag | Semiconductor memory and fabrication method |
WO2004059738A1 (en) * | 2002-12-20 | 2004-07-15 | Infineon Technologies Ag | Fin field effect transistor memory cell, fin field effect transistor memory cell arrangement, and method for the production of a fin field effect transistor memory cell |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6555870B1 (en) | 1999-06-29 | 2003-04-29 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and method for producing same |
DE10130766B4 (en) * | 2001-06-26 | 2005-08-11 | Infineon Technologies Ag | Vertical transistor, memory arrangement and method for producing a vertical transistor |
US6756271B1 (en) | 2002-03-12 | 2004-06-29 | Halo Lsi, Inc. | Simplified twin monos fabrication method with three extra masks to standard CMOS |
DE10219917A1 (en) | 2002-05-03 | 2003-11-13 | Infineon Technologies Ag | Trench transistor for a storage cell comprises a trench with vertical side walls, a thin dielectric layer, and oxide layers on semiconductor material arranged on base of the trench and/or on part of the upper side of semiconductor body |
US6969656B2 (en) * | 2003-12-05 | 2005-11-29 | Freescale Semiconductor, Inc. | Method and circuit for multiplying signals with a transistor having more than one independent gate structure |
-
2004
- 2004-09-29 US US10/952,707 patent/US7423310B2/en not_active Expired - Fee Related
- 2004-10-19 DE DE102004050929A patent/DE102004050929B4/en not_active Expired - Fee Related
-
2005
- 2005-08-29 TW TW094129566A patent/TWI276218B/en not_active IP Right Cessation
- 2005-09-28 WO PCT/EP2005/010470 patent/WO2006034854A2/en active Application Filing
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020055247A1 (en) * | 1998-03-24 | 2002-05-09 | Infineon Technologies Ag | Method for fabricating a memory cell configuration |
US20030042531A1 (en) * | 2001-09-04 | 2003-03-06 | Lee Jong Ho | Flash memory element and manufacturing method thereof |
WO2003096424A1 (en) * | 2002-05-10 | 2003-11-20 | Infineon Technologies Ag | Non-volatile flash semiconductor memory and production method |
DE10241171A1 (en) * | 2002-09-05 | 2004-03-18 | Infineon Technologies Ag | Word and bit line arrangement for a FINFET semiconductor memory |
DE10241170A1 (en) * | 2002-09-05 | 2004-03-18 | Infineon Technologies Ag | High density NROM FINFET |
WO2004053982A2 (en) * | 2002-12-12 | 2004-06-24 | Infineon Technologies Ag | Semiconductor memory and fabrication method |
WO2004059738A1 (en) * | 2002-12-20 | 2004-07-15 | Infineon Technologies Ag | Fin field effect transistor memory cell, fin field effect transistor memory cell arrangement, and method for the production of a fin field effect transistor memory cell |
Also Published As
Publication number | Publication date |
---|---|
WO2006034854A2 (en) | 2006-04-06 |
DE102004050929A1 (en) | 2006-04-13 |
TWI276218B (en) | 2007-03-11 |
US20060071259A1 (en) | 2006-04-06 |
US7423310B2 (en) | 2008-09-09 |
TW200618264A (en) | 2006-06-01 |
DE102004050929B4 (en) | 2010-07-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2006034854A3 (en) | Semiconductor memory device having charge-trapping memory cells | |
US7589368B2 (en) | Three-dimensional memory devices | |
TW200603390A (en) | Memory array including multiple-gate charge trapping non-volatile cells | |
US7589387B2 (en) | SONOS type two-bit FinFET flash memory cell | |
WO2004023519A3 (en) | High-density nrom-finfet | |
US20050199913A1 (en) | Word and bit line arrangement for a FinFET semiconductor memory | |
TW200519948A (en) | Memory cell unit, nonvolatile semiconductor storage device including memory cell unit, and memory cell array driving method | |
ATE493763T1 (en) | NON-VOLATILE INTEGRATED MULTI-STATE MEMORY SYSTEMS USING DIELECTRIC MEMORY ELEMENTS | |
TWI265637B (en) | Method for manufacturing a multiple-gate charge trapping non-volatile memory | |
US8705274B2 (en) | Three-dimensional multi-bit non-volatile memory and method for manufacturing the same | |
WO2008024171A8 (en) | Dram transistor with recessed gates and methods of fabricating the same | |
TWI257171B (en) | Memory with charge storage locations | |
AU2003279257A1 (en) | Flash memory cell arrays having dual control gates per memory cell charge storage element | |
TW200605273A (en) | Nonvolatile memory and manufacturing method thereof | |
EP1087442A3 (en) | Floating gate memory array and self-aligned method of fabrication therefor | |
EP1087443A3 (en) | Self-aligned non-volatile random access memory cell and process to make the same | |
US9153592B2 (en) | High density vertical structure nitride flash memory | |
TW200629574A (en) | Non-volatile memory cells, memory arrays including the same and methods of operating cells and arrays | |
WO2007111745A3 (en) | Split gate memory cell in a finfet | |
JP2007500949A5 (en) | ||
EP1777752A3 (en) | Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements | |
TW200644170A (en) | Split gate NAND flash memory structure and array, method of programming, erasing and reading thereof, and method of manufacturing | |
ATE534140T1 (en) | FINFET BASED NON-VOLATILE MEMORY DEVICE | |
WO2020117329A8 (en) | Split gate non-volatile memory cells with finfet structure and hkmg memory and logic gates, and method of making same | |
KR20040102349A (en) | Semiconductor memory device and manufacturing method for the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV LY MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
122 | Ep: pct application non-entry in european phase |
Ref document number: 05788713 Country of ref document: EP Kind code of ref document: A2 |