WO2006058332A2 - Reduced channel pitch in semiconductor device - Google Patents

Reduced channel pitch in semiconductor device Download PDF

Info

Publication number
WO2006058332A2
WO2006058332A2 PCT/US2005/043115 US2005043115W WO2006058332A2 WO 2006058332 A2 WO2006058332 A2 WO 2006058332A2 US 2005043115 W US2005043115 W US 2005043115W WO 2006058332 A2 WO2006058332 A2 WO 2006058332A2
Authority
WO
WIPO (PCT)
Prior art keywords
layer
sloped sidewalls
patterned mask
semiconductor device
etching
Prior art date
Application number
PCT/US2005/043115
Other languages
French (fr)
Other versions
WO2006058332A3 (en
Inventor
Ramesh Venugopal
Christoph Wasshuber
Original Assignee
Texas Instruments Incorporated
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Incorporated filed Critical Texas Instruments Incorporated
Priority to EP05852401A priority Critical patent/EP1829114A4/en
Publication of WO2006058332A2 publication Critical patent/WO2006058332A2/en
Publication of WO2006058332A3 publication Critical patent/WO2006058332A3/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • H01L21/0273Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
    • H01L21/0274Photolithographic processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28017Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28123Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0657Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025Channel region of field-effect devices
    • H01L29/1029Channel region of field-effect devices of field-effect transistors
    • H01L29/1033Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • H01L29/1037Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure and non-planar channel
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356Disposition, e.g. buried gate electrode
    • H01L29/4236Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/80Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
    • H01L29/808Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with a PN junction gate, e.g. PN homojunction gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/80Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
    • H01L29/808Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with a PN junction gate, e.g. PN homojunction gate
    • H01L29/8086Thin film JFET's
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/04Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
    • H01L29/045Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes

Definitions

  • the present invention relates to semiconductor devices and methods for decreasing a feature size of semiconductor devices. More particularly, the present invention relates to semiconductor devices and method for forming semiconductor devices with channel arrays having decreased line/space feature size and increased area for current flow. BACKGROUND
  • MOSFETs metal-oxide-semiconductor field effect transistors
  • One problem is that the gate oxide thickness must be reduced in proportion to the channel length to control short-channel effects and maintain a good subthreshold turn-off slope. As the thickness of the gate oxide decreases, quantum mechanical tunneling becomes a factor which leads to increased gate leakage.
  • One solution to this problem is to form a corner dominated semiconductor device, which for a given oxide thickness, results in a steep subthreshold slope. Such a device should also be engineered to ensure that the effective area of current flow is not diminished.
  • FIGS. 1A-1C show a conventional method of forming a triangular channel array.
  • the conventional triangular channel array is made by forming a lithographic line pattern 30 on a silicon layer 20.
  • a first isotropic etch removes a portion of silicon layer 20 to form a plurality of structures 23 having sloped sidewalls.
  • a selective oxidation forms an SiO 2 layer 40 on the sloped sidewalls of structures 23.
  • lithographic line pattern 30 is removed and a second isotropic etch is performed.
  • the second isotropic etch removes another portion of structures 23 to form additional sloped sidewalls that, together with the sloped sidewalls formed from the first isotropic etch, form a conventional parallel triangular wire array 25.
  • Conventional methods for forming corner dominated semiconductor devices are limited to forming only two triangles for each lithographic line pattern 30.
  • the pitch of the resultant wire channel array is limited to two times the width of the lithographic line pattern, also called the "critical dimension.”
  • the present teachings include a method of forming a semiconductor device including forming a patterned mask layer on a first layer, wherein the patterned mask layer has a first line width.
  • the first layer can then be etched to form a first plurality of sloped walls.
  • a portion of the patterned mask can be removed so that the patterned mask layer has a second line width less than the first line width.
  • the first layer can be etched to form a second plurality of sloped walls and the patterned mask layer can be removed.
  • the first layer can then be etched to form a third plurality of sloped walls, wherein the first plurality of sloped sidewalls, the second plurality of sloped sidewalls, and the third plurality of sloped sidewalls form an array of parallel triangular channels.
  • the present teachings also include a method of forming a semiconductor device including forming a patterned mask layer on a silicon layer, wherein the patterned mask layer has a first line width.
  • the silicon layer can be anisotropically etched to form a first plurality of sloped sidewalls.
  • An oxide layer can then be formed on the first plurality of sloped sidewalls.
  • the patterned mask layer can be etched so that the patterned mask layer has a second line width less than the first line width.
  • the first silicon layer can be anisotropically etched to form a second plurality of sloped sidewalls.
  • An oxide layer can be formed on the second plurality of sloped sidewalls and the patterned mask layer can be removed.
  • the silicon layer can be anisotropically etched to form a third plurality of sloped sidewalls, wherein the first plurality sloped walls, the second plurality of sloped sidewalls, and the third plurality of sloped sidewalls form a triangular wire channel array.
  • the present teachings further include a method of forming a semiconductor device including forming a patterned mask layer on a silicon layer, wherein the patterned mask layer has a first line width.
  • the silicon layer can be anisotropically etched to expose a first plurality of (111) planes and an oxide layer can be formed on the exposed first plurality of (111) planes.
  • the patterned mask layer can then be etched to decrease the line width.
  • the silicon layer can be anisotropically etching to expose a second plurality of (1 1 1) planes and an oxide layer can be formed on the exposed second plurality of (111) planes.
  • the patterned mask layer can be removed and the silicon layer anisotropically etched to expose a third plurality of (111) planes, wherein the first plurality of
  • the present teachings also include a semiconductor device including a first layer and a plurality of parallel triangular channels disposed on the first layer.
  • the plurality of parallel triangular channels can have a pitch that is less than a critical dimension (CD).
  • FIGS. IA-C depict cross-sectional views of a conventional method for forming two triangular wires for each lithographic line.
  • FIG. 2 depicts a cross-sectional view of patterned mask in a method for forming triangular wire channels in accordance with example embodiments of the invention.
  • FIG. 3 depicts a cross-sectional view of a first plurality of sloped sidewalls formed in a method for forming triangular wire channels in accordance with example embodiments of the invention.
  • FIG. 4 depicts a cross-sectional view of reducing a lithographic line width of a patterned mask layer in a method for forming triangular wire channels in accordance with example embodiments of the invention.
  • FIG. 5 depicts a cross-sectional view of a second plurality of sloped sidewalls formed in a method for forming triangular wire channels in accordance with example embodiments of the invention.
  • FIG. 6 depicts a cross-sectional view of a parallel triangular wire channel array in accordance with example embodiments of the invention.
  • FIG. 7 depicts a cross-sectional view of a gate structure with a parallel triangular wire channel array in accordance with example embodiments of the invention.
  • itch refers to the center-to-center distance between adjacent wire channels in a wire channel array.
  • FIGS. 2 to 7 depict example semiconductor devices with parallel triangular wire channel arrays and manufacturing methods to form semiconductor devices with parallel triangular wire channel arrays in accordance with various embodiments of the invention.
  • the semiconductor devices formed by the example methods can increase the number of corners and the area over which current flows compared to conventional comer dominated devices. Further, the steep subthreshold voltage slope (due to improved gate electrostatics) permits the removal of dopants from the channel which in turn improves the carrier mobility, thus resulting in increased drive currents.
  • First layer 220 can be, for example, silicon.
  • First layer 220 can be formed on second layer 210.
  • Second layer 210 can be, for example, a silicon layer or a buried oxide layer and, in various embodiments, second layer 210 can be formed on a substrate (not shown).
  • Patterned mask layer 230 can be formed on first layer 220 and can have a critical dimension, labeled CD, as shown in FIG. 2.
  • Patterned mask 230 can be, for example, a nitride, such as silicon nitride, an oxide, such as silicon oxide, or a silicon oxy -nitride, and can be patterned by lithography techniques known to one of ordinary skill in the art.
  • a first etch can be performed to remove a portion of first layer 220.
  • the first etch can be an anisotropic etch that removes a portion of first layer 220 to form a first plurality of sloped sidewalls.
  • the first plurality of sloped sidewalls can form structures 221.
  • the term "sloped sidewall" refers to a sidewall not at 90° relative to an top surface of second layer 210.
  • the first anisotropic etch can use, for example, tetramthylammonium-hydroxide (TMAH) as an etchant.
  • TMAH tetramthylammonium-hydroxide
  • the etchant can comprise potassium hydroxide.
  • an etch of first layer 220 comprising, for example, silicon (Si) can stop at an edge of patterned mask 230.
  • etching of the silicon slows as the Si (111) planes are exposed in the first layer and, due to the slow etch rate of the Si (111) planes, essentially stops once the Si (111) planes are exposed.
  • the first plurality of sloped sidewalls can be formed by the exposed Si (11 1) planes, each having an angle of about 54.7° relative to a top surface of second layer 210.
  • An oxide mask 240 such as, for example, SiO 2 can then be formed on each of the first plurality of sloped sidewalls, i.e., the exposed Si (111) planes.
  • a portion of patterned mask layer 230 can then be removed.
  • a hot phosphoric acid etch can be used to remove a portion of patterned mask layer 230, for example, comprising silicon nitride to form a patterned mask layer 231, as shown in the cross-sectional view of FIG. 4.
  • plasma etching, and reactive ion etching can be used to remove a portion of patterned mask layer 230.
  • the portion of patterned mask layer 230 can be removed so that the lithographic line width of patterned mask layer 231 can be less than the CD of patterned mask layer 230.
  • a second anisotropic etch can then be performed.
  • the second etch can remove another portion of first layer 220. Because oxide mask 240 and patterned mask layer 231 resist etching, formation of a second plurality of sloped sidewalls can occur.
  • the second plurality of sloped sidewalls can form a plurality of structures 222 and a plurality of triangular structures 225, as shown in FIG. 5.
  • each of the sloped sidewalls of structures 222 and triangular structures 225 can be exposed (111) planes of silicon.
  • the second etch can be an anisotropic etch using an etchant comprising, for example, TMAH.
  • oxide masks 240 can be formed on the second plurality of sloped sidewalls of structures 222 and triangular structures 225.
  • Patterned mask layer 232 can then be removed.
  • a hot phosphoric acid etch can be used to remove patterned mask layer 232.
  • plasma etching, and reactive ion etching can be used to remove patterned mask layer 232.
  • a third etch can then be performed to remove a further portion of first layer 220. Because oxide masks 240 resist etching, formation of a third plurality of sloped sidewalls occurs.
  • the third plurality of sidewalls in conjunction with the first plurality of sloped sidewalls and the second plurality of sloped sidewalls, form a plurality of triangular structures 225, as shown in the cross-sectional view of FIG. 6.
  • each of the sloped sidewalls of the third plurality of sloped sidewalls can be exposed (111) planes of silicon.
  • the third etch can be an anisotropic etch that uses, for example, an etchant comprising TMAH.
  • a semiconductor device such as, for example, a MOSFET or a junction field effect transistor (JFET) can include a gate structure including a silicon wire channel array comprising a plurality of parallel triangular wire channels.
  • FIG. 7 shows a cross-sectional view of a triangular wire channel MOSFET 300 including a plurality of parallel triangular wire channels 325, buried oxide layer 310, a gate oxide 360, and a gate 375.
  • a base of each of the plurality of wire channels 325 can be about 15 nm and each of the base angles can be about 54.7°.
  • wire channel 300 can be formed using patterned mask 230 having a CD of about 45 nm.
  • the line patterns of the patterned mask can be separated from each other by about 15nm.
  • a width of patterned mask 230 can be reduced to about 15 nm to form patterned mask 231.
  • Wire channel array 300 can, for example, increase an effective width over which current flows compared to a convention wire channel array.
  • wire channel array 300 can have an increased number of corners compared to a conventional wire channel array, thus enabling further scaling of device size down to about 10 nm.
  • a pitch of wire channel array 300 can also be increased to CD/2.
  • One of ordinary skill in the art will understand that the above dimensions for triangular wire channels 225 and 325 are example and that the dimensions can be varied as required for particular semiconductor device characteristics.
  • gate lengths can be decreased to 30 nm or less and drain induced barrier lowering (DIBL) can be 50 mV/V or less.
  • DIBL refers to the change in the threshold voltage as the drain voltage is increased by one volt. It can be measured, for example, by extracting a change in the threshold voltage (V T ) at high and low drain voltages, and by normalizing the threshold voltage shift by the difference between the high and low drain voltage values.
  • the subthreshold voltage swing can be 70 mV/dec or less.
  • the pitch of the triangular wire channel array can be further multiplied, for example, by increasing the CD of the lithographic line pattern elements and/or decreasing the distance between each lithographic line pattern element.
  • the method can proceed as described above, except that the steps of forming an oxide layer on the sloped sidewalls, reducing the lithographic line width of the patterned mask layer, and anisotropically etching the silicon layer can be repeated as necessary to multiply the pitch of the semiconductor device as desired.
  • the pitch of a triangular channel array can be further multiplied so that six triangular channels can be formed from each lithographic line pattern element. Referring to FIG. 8, a patterned mask 830 having a CD of about 50 nm can be formed.
  • the line patterns of the patterned mask can be separated from each other by about 10 nm.
  • oxide layers 840 can be formed on the first plurality of sloped sidewalls and a width of patterned mask 830 can be reduced to about 30 nm to form patterned mask 831 as shown in FIG. 8B.
  • a second etch can be performed to form a second plurality of sloped sidewalls.
  • the second plurality of sloped sidewalls, with the first plurality of sloped sidewalls, can form triangular structures 825 and structures 822. Referring to FIG.
  • oxide layers 840 can be formed on the second plurality of sloped sidewalls and the width of patterned mask 831 can be reduced to about 10 nm to form patterned mask 832.
  • a third etch can be performed to form a third plurality of sloped sidewalls.
  • the third plurality of sloped sidewalls, with the first plurality of sloped sidewalls and the second plurality of sloped sidewalls, can form triangular structures 825 and structures 823.
  • Oxide layers 840 can be formed on the third plurality of sloped sidewalls and patterned mask 832 can then be removed, as shown in FIG. 8D.
  • a fourth etch can be performed to form a fourth plurality of sloped sidewalls.
  • the fourth plurality of sloped sidewalls, with the first plurality of sloped sidewalls, the second plurality of sloped sidewalls, and the third plurality of sloped sidewalls, can form triangular structures 825.
  • triangular structures 825 can form a triangular wire channel array with each triangular wire channel having a base of about 10 nm and base angles of about 54.7°.
  • the pitch of the triangular wire channel array can be further multiplied by, for example, increasing the CD of each of the lithographic line pattern elements and performing additional steps of reducing the width of the lithographic line pattern elements, forming additional sloped sidewalls, and forming oxide layers on the sloped sidewalls.

Abstract

A method for multiplying the pitch of a semiconductor device is disclosed. The method includes forming a patterned mask layer on a first layer, where the patterned mask layer has a first line width. The first layer can then be etched to form a first plurality of sloped sidewalls. After removing a portion of the patterned mask so that the patterned mask layer has a second line width less than the first line width, the first layer can be etched again to form a second plurality of sloped sidewalls. The patterned mask layer can then be removed. The first layer can be etched again to form a third plurality of sloped sidewalls. The first plurality of sloped sidewalls, the second plurality of sloped sidewalls, and the third plurality of sloped sidewalls can form an array of parallel triangular channels. In one implementation, the channels are formed in the fabrication of a triangular wire channel MOSFET (300), including a plurality of parallel triangular wire channels (325), a buried oxide layer (310), a gate oxide (360), and a gate (375).

Description

REDUCED CHANNEL PITCH IN SEMICONDUCTOR DEVICE The present invention relates to semiconductor devices and methods for decreasing a feature size of semiconductor devices. More particularly, the present invention relates to semiconductor devices and method for forming semiconductor devices with channel arrays having decreased line/space feature size and increased area for current flow. BACKGROUND
The desire for higher packing densities, faster circuit speed, and lower power dissipation has driven the scaling of semiconductor devices to smaller dimensions. Feature sizes for channel lengths, for example, have approached 0.1 μm (100 nm) for devices such as metal-oxide-semiconductor field effect transistors (MOSFETs). As the channel lengths of these devices decrease below 100 nm, however, problems arise.
One problem is that the gate oxide thickness must be reduced in proportion to the channel length to control short-channel effects and maintain a good subthreshold turn-off slope. As the thickness of the gate oxide decreases, quantum mechanical tunneling becomes a factor which leads to increased gate leakage. One solution to this problem is to form a corner dominated semiconductor device, which for a given oxide thickness, results in a steep subthreshold slope. Such a device should also be engineered to ensure that the effective area of current flow is not diminished.
A conventional corner dominated semiconductor device using triangular wire channels increases the number of corners and the area of current flow by providing a two¬ fold increase in the number of wire channels compared to a pillar- or rectangular-shaped wire channels. FIGS. 1A-1C show a conventional method of forming a triangular channel array. As shown in FIG. IA, the conventional triangular channel array is made by forming a lithographic line pattern 30 on a silicon layer 20. In FIG. IB, a first isotropic etch removes a portion of silicon layer 20 to form a plurality of structures 23 having sloped sidewalls. A selective oxidation forms an SiO2 layer 40 on the sloped sidewalls of structures 23. Referring to FIG. 1C, lithographic line pattern 30 is removed and a second isotropic etch is performed. The second isotropic etch removes another portion of structures 23 to form additional sloped sidewalls that, together with the sloped sidewalls formed from the first isotropic etch, form a conventional parallel triangular wire array 25. Conventional methods for forming corner dominated semiconductor devices, however, are limited to forming only two triangles for each lithographic line pattern 30. Further, the pitch of the resultant wire channel array is limited to two times the width of the lithographic line pattern, also called the "critical dimension." Thus, there is a need to overcome these and other problems of the prior art and to provide a pitch multiplication process that increases the number of corners and maximizes the current flow area. SUMMARY
According to various embodiments, the present teachings include a method of forming a semiconductor device including forming a patterned mask layer on a first layer, wherein the patterned mask layer has a first line width. The first layer can then be etched to form a first plurality of sloped walls. A portion of the patterned mask can be removed so that the patterned mask layer has a second line width less than the first line width. The first layer can be etched to form a second plurality of sloped walls and the patterned mask layer can be removed. The first layer can then be etched to form a third plurality of sloped walls, wherein the first plurality of sloped sidewalls, the second plurality of sloped sidewalls, and the third plurality of sloped sidewalls form an array of parallel triangular channels.
According to various embodiments, the present teachings also include a method of forming a semiconductor device including forming a patterned mask layer on a silicon layer, wherein the patterned mask layer has a first line width. The silicon layer can be anisotropically etched to form a first plurality of sloped sidewalls. An oxide layer can then be formed on the first plurality of sloped sidewalls. The patterned mask layer can be etched so that the patterned mask layer has a second line width less than the first line width. The first silicon layer can be anisotropically etched to form a second plurality of sloped sidewalls. An oxide layer can be formed on the second plurality of sloped sidewalls and the patterned mask layer can be removed. The silicon layer can be anisotropically etched to form a third plurality of sloped sidewalls, wherein the first plurality sloped walls, the second plurality of sloped sidewalls, and the third plurality of sloped sidewalls form a triangular wire channel array. According to various embodiments, the present teachings further include a method of forming a semiconductor device including forming a patterned mask layer on a silicon layer, wherein the patterned mask layer has a first line width. The silicon layer can be anisotropically etched to expose a first plurality of (111) planes and an oxide layer can be formed on the exposed first plurality of (111) planes. The patterned mask layer can then be etched to decrease the line width. The silicon layer can be anisotropically etching to expose a second plurality of (1 1 1) planes and an oxide layer can be formed on the exposed second plurality of (111) planes. The patterned mask layer can be removed and the silicon layer anisotropically etched to expose a third plurality of (111) planes, wherein the first plurality of
(1 1 1) planes, the second plurality of (111) planes, and the third plurality of (1 1 1) planes form a triangular wire channel array. According to various embodiments, the present teachings also include a semiconductor device including a first layer and a plurality of parallel triangular channels disposed on the first layer. The plurality of parallel triangular channels can have a pitch that is less than a critical dimension (CD).
It is to be understood that both the foregoing general description and the following detailed description are for example and explanation only and are not restrictive of the invention, as claimed.
The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate several embodiments of the invention and together with the description, serve to explain the principles of the invention. BRIEF DESCRIPTION OF THE DRAWINGS
FIGS. IA-C depict cross-sectional views of a conventional method for forming two triangular wires for each lithographic line.
FIG. 2 depicts a cross-sectional view of patterned mask in a method for forming triangular wire channels in accordance with example embodiments of the invention. FIG. 3 depicts a cross-sectional view of a first plurality of sloped sidewalls formed in a method for forming triangular wire channels in accordance with example embodiments of the invention.
FIG. 4 depicts a cross-sectional view of reducing a lithographic line width of a patterned mask layer in a method for forming triangular wire channels in accordance with example embodiments of the invention. FIG. 5 depicts a cross-sectional view of a second plurality of sloped sidewalls formed in a method for forming triangular wire channels in accordance with example embodiments of the invention.
FIG. 6 depicts a cross-sectional view of a parallel triangular wire channel array in accordance with example embodiments of the invention.
FIG. 7 depicts a cross-sectional view of a gate structure with a parallel triangular wire channel array in accordance with example embodiments of the invention. DETAILED DESCRIPTION OF THE EMBODIMENTS
In the following description, reference is made to the accompanying drawings that form a part thereof, and in which is shown by way of illustration specific example embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention and it is to be understood that other embodiments may be utilized and that changes may be made without departing from the scope of the invention. The following description is, therefore, not to be taken in a limited sense.
Notwithstanding that the numerical ranges and parameters setting forth the broad scope of the invention are approximations, the numerical values set forth in the specific examples are reported as precisely as possible. Any numerical value, however, inherently contains certain errors necessarily resulting from the standard deviation found in their respective testing measurements. Moreover, all ranges disclosed herein are to be understood to encompass any and all sub-ranges subsumed therein. For example, a range of "less than 10" can include any and all sub-ranges between (and including) the minimum value of zero and the maximum value of 10, that is, any and all sub-ranges having a minimum value of equal to or greater than zero and a maximum value of equal to or less than 10, e.g., 1 to 5. As used herein, the terms "critical dimension" and "CD" refer to the width of an element in lithographic line pattern.
As used herein, the term "pitch" refers to the center-to-center distance between adjacent wire channels in a wire channel array.
FIGS. 2 to 7 depict example semiconductor devices with parallel triangular wire channel arrays and manufacturing methods to form semiconductor devices with parallel triangular wire channel arrays in accordance with various embodiments of the invention. The semiconductor devices formed by the example methods can increase the number of corners and the area over which current flows compared to conventional comer dominated devices. Further, the steep subthreshold voltage slope (due to improved gate electrostatics) permits the removal of dopants from the channel which in turn improves the carrier mobility, thus resulting in increased drive currents.
Methods for fabricating example semiconductor devices with parallel triangular wire channel arrays in accordance with various embodiments of the invention will now be described. Referring to the cross-sectional view of Fig. 2, a first layer 220, a second layer 210, and a patterned mask layer 230 are shown. First layer 220 can be, for example, silicon. First layer 220 can be formed on second layer 210. Second layer 210 can be, for example, a silicon layer or a buried oxide layer and, in various embodiments, second layer 210 can be formed on a substrate (not shown). Patterned mask layer 230 can be formed on first layer 220 and can have a critical dimension, labeled CD, as shown in FIG. 2. Patterned mask 230 can be, for example, a nitride, such as silicon nitride, an oxide, such as silicon oxide, or a silicon oxy -nitride, and can be patterned by lithography techniques known to one of ordinary skill in the art.
In various embodiments, a first etch can be performed to remove a portion of first layer 220. Referring to the cross-sectional view of FIG. 3, the first etch can be an anisotropic etch that removes a portion of first layer 220 to form a first plurality of sloped sidewalls. The first plurality of sloped sidewalls can form structures 221. As used herein, the term "sloped sidewall" refers to a sidewall not at 90° relative to an top surface of second layer 210. The first anisotropic etch can use, for example, tetramthylammonium-hydroxide (TMAH) as an etchant. In various other embodiments, the etchant can comprise potassium hydroxide. According to various embodiments, an etch of first layer 220 comprising, for example, silicon (Si) can stop at an edge of patterned mask 230. According to various embodiments, etching of the silicon slows as the Si (111) planes are exposed in the first layer and, due to the slow etch rate of the Si (111) planes, essentially stops once the Si (111) planes are exposed. Thus, the first plurality of sloped sidewalls can be formed by the exposed Si (11 1) planes, each having an angle of about 54.7° relative to a top surface of second layer 210. An oxide mask 240, such as, for example, SiO2 can then be formed on each of the first plurality of sloped sidewalls, i.e., the exposed Si (111) planes. A portion of patterned mask layer 230 can then be removed. In various embodiments, a hot phosphoric acid etch can be used to remove a portion of patterned mask layer 230, for example, comprising silicon nitride to form a patterned mask layer 231, as shown in the cross-sectional view of FIG. 4. In various other embodiments, plasma etching, and reactive ion etching can be used to remove a portion of patterned mask layer 230. The portion of patterned mask layer 230 can be removed so that the lithographic line width of patterned mask layer 231 can be less than the CD of patterned mask layer 230. A second anisotropic etch can then be performed.
The second etch can remove another portion of first layer 220. Because oxide mask 240 and patterned mask layer 231 resist etching, formation of a second plurality of sloped sidewalls can occur. The second plurality of sloped sidewalls can form a plurality of structures 222 and a plurality of triangular structures 225, as shown in FIG. 5. In various embodiments, each of the sloped sidewalls of structures 222 and triangular structures 225 can be exposed (111) planes of silicon. The second etch can be an anisotropic etch using an etchant comprising, for example, TMAH. As further shown in the cross-sectional view of FIG. 5, oxide masks 240 can be formed on the second plurality of sloped sidewalls of structures 222 and triangular structures 225.
Patterned mask layer 232 can then be removed. In various embodiments, a hot phosphoric acid etch can be used to remove patterned mask layer 232. In various other embodiments, plasma etching, and reactive ion etching can be used to remove patterned mask layer 232.
A third etch can then be performed to remove a further portion of first layer 220. Because oxide masks 240 resist etching, formation of a third plurality of sloped sidewalls occurs. The third plurality of sidewalls, in conjunction with the first plurality of sloped sidewalls and the second plurality of sloped sidewalls, form a plurality of triangular structures 225, as shown in the cross-sectional view of FIG. 6. In various embodiments, each of the sloped sidewalls of the third plurality of sloped sidewalls can be exposed (111) planes of silicon. The third etch can be an anisotropic etch that uses, for example, an etchant comprising TMAH. In various embodiments, a semiconductor device, such as, for example, a MOSFET or a junction field effect transistor (JFET), can include a gate structure including a silicon wire channel array comprising a plurality of parallel triangular wire channels. FIG. 7 shows a cross-sectional view of a triangular wire channel MOSFET 300 including a plurality of parallel triangular wire channels 325, buried oxide layer 310, a gate oxide 360, and a gate 375. In an example embodiment, a base of each of the plurality of wire channels 325 can be about 15 nm and each of the base angles can be about 54.7°. Referring back to FIG. 2, wire channel 300 can be formed using patterned mask 230 having a CD of about 45 nm. The line patterns of the patterned mask can be separated from each other by about 15nm. After formation of a first plurality of sloped walls, a width of patterned mask 230 can be reduced to about 15 nm to form patterned mask 231. Wire channel array 300 can, for example, increase an effective width over which current flows compared to a convention wire channel array. Moreover, wire channel array 300 can have an increased number of corners compared to a conventional wire channel array, thus enabling further scaling of device size down to about 10 nm. A pitch of wire channel array 300 can also be increased to CD/2. One of ordinary skill in the art will understand that the above dimensions for triangular wire channels 225 and 325 are example and that the dimensions can be varied as required for particular semiconductor device characteristics.
According to various embodiments described herein, gate lengths can be decreased to 30 nm or less and drain induced barrier lowering (DIBL) can be 50 mV/V or less. DIBL refers to the change in the threshold voltage as the drain voltage is increased by one volt. It can be measured, for example, by extracting a change in the threshold voltage (VT) at high and low drain voltages, and by normalizing the threshold voltage shift by the difference between the high and low drain voltage values. Moreover, according to various embodiments, the subthreshold voltage swing can be 70 mV/dec or less.
According to various embodiments, the pitch of the triangular wire channel array can be further multiplied, for example, by increasing the CD of the lithographic line pattern elements and/or decreasing the distance between each lithographic line pattern element. The method can proceed as described above, except that the steps of forming an oxide layer on the sloped sidewalls, reducing the lithographic line width of the patterned mask layer, and anisotropically etching the silicon layer can be repeated as necessary to multiply the pitch of the semiconductor device as desired. For example, in various embodiments, the pitch of a triangular channel array can be further multiplied so that six triangular channels can be formed from each lithographic line pattern element. Referring to FIG. 8, a patterned mask 830 having a CD of about 50 nm can be formed. The line patterns of the patterned mask can be separated from each other by about 10 nm. After formation of a first plurality of sloped walls by etching to form structures 821 , oxide layers 840 can be formed on the first plurality of sloped sidewalls and a width of patterned mask 830 can be reduced to about 30 nm to form patterned mask 831 as shown in FIG. 8B. A second etch can be performed to form a second plurality of sloped sidewalls. The second plurality of sloped sidewalls, with the first plurality of sloped sidewalls, can form triangular structures 825 and structures 822. Referring to FIG. 8C, oxide layers 840 can be formed on the second plurality of sloped sidewalls and the width of patterned mask 831 can be reduced to about 10 nm to form patterned mask 832. A third etch can be performed to form a third plurality of sloped sidewalls. The third plurality of sloped sidewalls, with the first plurality of sloped sidewalls and the second plurality of sloped sidewalls, can form triangular structures 825 and structures 823.
Oxide layers 840 can be formed on the third plurality of sloped sidewalls and patterned mask 832 can then be removed, as shown in FIG. 8D. A fourth etch can be performed to form a fourth plurality of sloped sidewalls. The fourth plurality of sloped sidewalls, with the first plurality of sloped sidewalls, the second plurality of sloped sidewalls, and the third plurality of sloped sidewalls, can form triangular structures 825. In an example embodiment, triangular structures 825 can form a triangular wire channel array with each triangular wire channel having a base of about 10 nm and base angles of about 54.7°. One of skill in the are will understand that the pitch of the triangular wire channel array can be further multiplied by, for example, increasing the CD of each of the lithographic line pattern elements and performing additional steps of reducing the width of the lithographic line pattern elements, forming additional sloped sidewalls, and forming oxide layers on the sloped sidewalls.
Other embodiments of the invention will be apparent to those skilled in the art from consideration of the specification and practice of the invention disclosed herein.

Claims

1. A method of forming a semiconductor device comprising: forming a patterned mask layer on a first layer, wherein the patterned mask layer has a first line width; etching the first layer to form a first plurality of sloped sidewalls; removing a portion of the patterned mask so that the patterned mask layer has a second line width less than the first line width; etching the first layer to form a second plurality of sloped sidewalls; removing the patterned mask layer; and etching the first layer to form a third plurality of sloped sidewalls, wherein the first plurality of sloped sidewalls, the second plurality of sloped sidewalls, and the third plurality of sloped sidewalls form an array of triangular channels.
2. The method of claim 1, further comprising forming an oxide layer on the first plurality of sloped sidewalls after the step of etching the first layer to form a first plurality of sloped sidewalls.
3. The method of claim 1 or 2, further comprising forming an oxide layer on the second plurality of sloped sidewalls.
4. The method of any of claims 1 - 3, wherein etching the first layer to form the first plurality of sloped sidewalls exposes (111) planes of the first layer.
5. The method of any of claims 1 - 4, wherein etching the first layer comprises anisotropically etching the first layer using an etchant comprising tetramefhylammonium- hydroxide.
6. The method of any of claims 1 - 5, wherein removing a portion of the patterned mask layer comprises at least one of isotropically etching with an etchant comprising phosphoric acid, plasma etching, and reactive ion etching.
7. A semiconductor device comprising: a first layer; and a plurality of triangular channels disposed on the first layer, wherein a pitch of the plurality of triangular channels is less than a critical dimension (CD).
8. The semiconductor device of claim 7, wherein the first layer is at least one of a buried oxide layer and a silicon layer. T37897WO
9. The semiconductor device of claim 7 or 8, wherein a channel width of each of the plurality of triangular channels is 15 nm or less.
10. The semiconductor device of any of claims 7 - 9, wherein the pitch of the plurality of triangular channels is CD/2 or less.
11. The semiconductor device of any of claims 7 - 10, wherein a gate length is about 30 nm or less and a drain induced barrier lowering (DIBL) is 50 mV/V or less.
12. The semiconductor device of any of claims 7 -11, wherein a subthreshold swing is 70 mV/dec or less.
13. The semiconductor device of any of claims 7 - 12, wherein each of the plurality of triangular channels has a height of 15 nm or less.
14. The semiconductor device of any of claims 7 -13, wherein the semiconductor device is one of a double gate metal-oxide-semiconductor field effect transistor (MOSFET) and a junction field effect transistor (JFET).
PCT/US2005/043115 2004-11-29 2005-11-29 Reduced channel pitch in semiconductor device WO2006058332A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP05852401A EP1829114A4 (en) 2004-11-29 2005-11-29 Reduced channel pitch in semiconductor device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/997,936 US7208379B2 (en) 2004-11-29 2004-11-29 Pitch multiplication process
US10/997,936 2004-11-29

Publications (2)

Publication Number Publication Date
WO2006058332A2 true WO2006058332A2 (en) 2006-06-01
WO2006058332A3 WO2006058332A3 (en) 2007-02-01

Family

ID=36498630

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2005/043115 WO2006058332A2 (en) 2004-11-29 2005-11-29 Reduced channel pitch in semiconductor device

Country Status (5)

Country Link
US (1) US7208379B2 (en)
EP (1) EP1829114A4 (en)
KR (2) KR20090077851A (en)
CN (1) CN101111941A (en)
WO (1) WO2006058332A2 (en)

Families Citing this family (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7151040B2 (en) * 2004-08-31 2006-12-19 Micron Technology, Inc. Methods for increasing photo alignment margins
US7910288B2 (en) 2004-09-01 2011-03-22 Micron Technology, Inc. Mask material conversion
US7655387B2 (en) * 2004-09-02 2010-02-02 Micron Technology, Inc. Method to align mask patterns
US7115525B2 (en) * 2004-09-02 2006-10-03 Micron Technology, Inc. Method for integrated circuit fabrication using pitch multiplication
US7390746B2 (en) 2005-03-15 2008-06-24 Micron Technology, Inc. Multiple deposition for integration of spacers in pitch multiplication process
US7253118B2 (en) * 2005-03-15 2007-08-07 Micron Technology, Inc. Pitch reduced patterns relative to photolithography features
US7611944B2 (en) 2005-03-28 2009-11-03 Micron Technology, Inc. Integrated circuit fabrication
US7120046B1 (en) 2005-05-13 2006-10-10 Micron Technology, Inc. Memory array with surrounding gate access transistors and capacitors with global and staggered local bit lines
US7371627B1 (en) 2005-05-13 2008-05-13 Micron Technology, Inc. Memory array with ultra-thin etched pillar surround gate access transistors and buried data/bit lines
US7429536B2 (en) 2005-05-23 2008-09-30 Micron Technology, Inc. Methods for forming arrays of small, closely spaced features
US7560390B2 (en) * 2005-06-02 2009-07-14 Micron Technology, Inc. Multiple spacer steps for pitch multiplication
US7396781B2 (en) * 2005-06-09 2008-07-08 Micron Technology, Inc. Method and apparatus for adjusting feature size and position
US7888721B2 (en) 2005-07-06 2011-02-15 Micron Technology, Inc. Surround gate access transistors with grown ultra-thin bodies
US7768051B2 (en) 2005-07-25 2010-08-03 Micron Technology, Inc. DRAM including a vertical surround gate transistor
US7413981B2 (en) * 2005-07-29 2008-08-19 Micron Technology, Inc. Pitch doubled circuit layout
US8123968B2 (en) * 2005-08-25 2012-02-28 Round Rock Research, Llc Multiple deposition for integration of spacers in pitch multiplication process
US7816262B2 (en) 2005-08-30 2010-10-19 Micron Technology, Inc. Method and algorithm for random half pitched interconnect layout with constant spacing
US7829262B2 (en) 2005-08-31 2010-11-09 Micron Technology, Inc. Method of forming pitch multipled contacts
US7696567B2 (en) 2005-08-31 2010-04-13 Micron Technology, Inc Semiconductor memory device
US7776744B2 (en) * 2005-09-01 2010-08-17 Micron Technology, Inc. Pitch multiplication spacers and methods of forming the same
US7759197B2 (en) 2005-09-01 2010-07-20 Micron Technology, Inc. Method of forming isolated features using pitch multiplication
US7557032B2 (en) 2005-09-01 2009-07-07 Micron Technology, Inc. Silicided recessed silicon
US7416943B2 (en) 2005-09-01 2008-08-26 Micron Technology, Inc. Peripheral gate stacks and recessed array gates
US7572572B2 (en) 2005-09-01 2009-08-11 Micron Technology, Inc. Methods for forming arrays of small, closely spaced features
US7687342B2 (en) * 2005-09-01 2010-03-30 Micron Technology, Inc. Method of manufacturing a memory device
US7393789B2 (en) 2005-09-01 2008-07-01 Micron Technology, Inc. Protective coating for planarization
EP1952122A4 (en) * 2005-10-27 2010-01-13 Xitronix Corp Method of photo-reflectance characterization of strain and active dopant in semiconductor structures
US7842558B2 (en) 2006-03-02 2010-11-30 Micron Technology, Inc. Masking process for simultaneously patterning separate regions
US7476933B2 (en) 2006-03-02 2009-01-13 Micron Technology, Inc. Vertical gated access transistor
US7579278B2 (en) * 2006-03-23 2009-08-25 Micron Technology, Inc. Topography directed patterning
US7902074B2 (en) * 2006-04-07 2011-03-08 Micron Technology, Inc. Simplified pitch doubling process flow
US8003310B2 (en) 2006-04-24 2011-08-23 Micron Technology, Inc. Masking techniques and templates for dense semiconductor fabrication
US7488685B2 (en) * 2006-04-25 2009-02-10 Micron Technology, Inc. Process for improving critical dimension uniformity of integrated circuit arrays
US7795149B2 (en) * 2006-06-01 2010-09-14 Micron Technology, Inc. Masking techniques and contact imprint reticles for dense semiconductor fabrication
US7723009B2 (en) * 2006-06-02 2010-05-25 Micron Technology, Inc. Topography based patterning
US7611980B2 (en) 2006-08-30 2009-11-03 Micron Technology, Inc. Single spacer process for multiplying pitch by a factor greater than two and related intermediate IC structures
US7666578B2 (en) 2006-09-14 2010-02-23 Micron Technology, Inc. Efficient pitch multiplication process
US7923373B2 (en) * 2007-06-04 2011-04-12 Micron Technology, Inc. Pitch multiplication using self-assembling materials
US8563229B2 (en) 2007-07-31 2013-10-22 Micron Technology, Inc. Process of semiconductor fabrication with mask overlay on pitch multiplied features and associated structures
US7737039B2 (en) 2007-11-01 2010-06-15 Micron Technology, Inc. Spacer process for on pitch contacts and related structures
US7659208B2 (en) 2007-12-06 2010-02-09 Micron Technology, Inc Method for forming high density patterns
US7790531B2 (en) * 2007-12-18 2010-09-07 Micron Technology, Inc. Methods for isolating portions of a loop of pitch-multiplied material and related structures
US8030218B2 (en) 2008-03-21 2011-10-04 Micron Technology, Inc. Method for selectively modifying spacing between pitch multiplied structures
US8404600B2 (en) 2008-06-17 2013-03-26 Micron Technology, Inc. Method for forming fine pitch structures
US8076208B2 (en) 2008-07-03 2011-12-13 Micron Technology, Inc. Method for forming transistor with high breakdown voltage using pitch multiplication technique
US8101497B2 (en) 2008-09-11 2012-01-24 Micron Technology, Inc. Self-aligned trench formation
US8492282B2 (en) 2008-11-24 2013-07-23 Micron Technology, Inc. Methods of forming a masking pattern for integrated circuits
US8872230B2 (en) 2011-12-21 2014-10-28 Imec Tunnel field-effect transistor and methods for manufacturing thereof
TWI543358B (en) * 2014-01-13 2016-07-21 友達光電股份有限公司 Pixel of display panel
CN103824780B (en) * 2014-02-28 2016-03-30 上海和辉光电有限公司 A kind of low temperature polycrystalline silicon TFT device and manufacture method thereof
US9659818B1 (en) * 2016-10-28 2017-05-23 International Business Machines Corporation Forming self-aligned dual patterning mandrel and non-mandrel interconnects

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5795830A (en) * 1995-06-06 1998-08-18 International Business Machines Corporation Reducing pitch with continuously adjustable line and space dimensions
US6583469B1 (en) * 2002-01-28 2003-06-24 International Business Machines Corporation Self-aligned dog-bone structure for FinFET applications and methods to fabricate the same
US6864520B2 (en) * 2002-04-04 2005-03-08 International Business Machines Corporation Germanium field effect transistor and method of fabricating the same
US20060157709A1 (en) * 2002-08-20 2006-07-20 Koninklijke Philips Electronics N.V. Thin film transistor
JP3762385B2 (en) * 2003-04-28 2006-04-05 株式会社東芝 Nonvolatile semiconductor memory device

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
SAITO T ET AL.: "Suppression of short-channel effect in triangular parallel wire channel MOSFETs", IEICE TRANSACTIONS ON ELECTRONICS, ELECTRONICS SOCIETY, vol. E85-C, no. 5, 1 May 2002 (2002-05-01), pages 1073 - 1078
See also references of EP1829114A4

Also Published As

Publication number Publication date
CN101111941A (en) 2008-01-23
US20060113636A1 (en) 2006-06-01
EP1829114A2 (en) 2007-09-05
US7208379B2 (en) 2007-04-24
KR20090077851A (en) 2009-07-15
EP1829114A4 (en) 2009-04-08
KR101073739B1 (en) 2011-10-13
KR20070086807A (en) 2007-08-27
WO2006058332A3 (en) 2007-02-01

Similar Documents

Publication Publication Date Title
US7208379B2 (en) Pitch multiplication process
US7427788B2 (en) Multi bridge channel field effect transistors with nano-wire channels and methods of manufacturing the same
KR101504311B1 (en) Methods of forming fins for a finfet semiconductor device using a mandrel oxidation process
JP5299927B2 (en) U-gate transistor manufacturing method
US8497198B2 (en) Semiconductor process
EP1909331A3 (en) Trench-gate vertical MOSFET manufacturing method
US7556992B2 (en) Method for forming vertical structures in a semiconductor device
CN104253048A (en) Production method of stacked nanowire
US8835328B2 (en) Methods for fabricating integrated circuits with improved semiconductor fin structures
EP3285298A1 (en) Electrostatic discharge protection structure and fabricating method thereof
US20150287782A1 (en) Integrated circuits and methods of fabrication thereof
CN113838934B (en) Semiconductor structure and forming method thereof
CN103779220A (en) Fin field effect transistor and forming method thereof
CN108109909B (en) Method for forming groove
US7923333B2 (en) Semiconductor device and method for fabricating the same
CN111463276B (en) Semiconductor structure and forming method thereof
CN108389907B (en) Transistor structure and manufacturing method thereof
CN103094112B (en) The formation method of the fin of fin transistor
US9875905B2 (en) FinFET devices having fins with a tapered configuration and methods of fabricating the same
KR100502428B1 (en) Recess channel transistor and method of fabricating the same
CN117012719A (en) Method for forming semiconductor structure
CN117673140A (en) Semiconductor structure and forming method thereof
CN112017955A (en) Semiconductor structure and forming method thereof
KR20070069760A (en) Saddle fin transistor and method for forming thereof
WO1997006558A1 (en) Process for rounding corners in trench isolation

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KN KP KR KZ LC LK LR LS LT LU LV LY MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2005852401

Country of ref document: EP

Ref document number: 1020077014918

Country of ref document: KR

Ref document number: KR

WWE Wipo information: entry into national phase

Ref document number: 200580047380.3

Country of ref document: CN

WWP Wipo information: published in national office

Ref document number: 2005852401

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020097011426

Country of ref document: KR