WO2006083402A3 - Toggle memory burst - Google Patents

Toggle memory burst Download PDF

Info

Publication number
WO2006083402A3
WO2006083402A3 PCT/US2005/045205 US2005045205W WO2006083402A3 WO 2006083402 A3 WO2006083402 A3 WO 2006083402A3 US 2005045205 W US2005045205 W US 2005045205W WO 2006083402 A3 WO2006083402 A3 WO 2006083402A3
Authority
WO
WIPO (PCT)
Prior art keywords
toggle
burst
memory
group
toggle memory
Prior art date
Application number
PCT/US2005/045205
Other languages
French (fr)
Other versions
WO2006083402A2 (en
Inventor
Joseph J Nahas
Thomas W Andre
Chitra K Subramanian
Original Assignee
Freescale Semiconductor Inc
Joseph J Nahas
Thomas W Andre
Chitra K Subramanian
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc, Joseph J Nahas, Thomas W Andre, Chitra K Subramanian filed Critical Freescale Semiconductor Inc
Publication of WO2006083402A2 publication Critical patent/WO2006083402A2/en
Publication of WO2006083402A3 publication Critical patent/WO2006083402A3/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22—Control and timing of internal memory operations
    • G11C2207/2263—Write conditionally, e.g. only if new data and old data differ

Abstract

A controller (105) for a toggle memory that performs burst writes by reading a group of bits in the toggle memory (103) and comparing each received data word of the burst with a portion of the group to determine which cells to toggle to enter the data of the burst write in the toggle memory. In one example the toggle memory includes magnetoresistive random access memory (MRAM) with cells using multiple free magnetic layers that toggle between states when subjected to a sequence of magnetic pulses along two directions. Because one read is performed for a group of data of the burst, the time needed to perform the burst write is reduced.
PCT/US2005/045205 2005-01-31 2005-12-14 Toggle memory burst WO2006083402A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/047,544 US7543211B2 (en) 2005-01-31 2005-01-31 Toggle memory burst
US11/047,544 2005-01-31

Publications (2)

Publication Number Publication Date
WO2006083402A2 WO2006083402A2 (en) 2006-08-10
WO2006083402A3 true WO2006083402A3 (en) 2007-03-01

Family

ID=36758094

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2005/045205 WO2006083402A2 (en) 2005-01-31 2005-12-14 Toggle memory burst

Country Status (3)

Country Link
US (1) US7543211B2 (en)
TW (1) TWI417895B (en)
WO (1) WO2006083402A2 (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7646628B2 (en) * 2005-02-09 2010-01-12 Nec Corporation Toggle magnetic random access memory and write method of toggle magnetic random access memory
KR20080080882A (en) * 2007-03-02 2008-09-05 삼성전자주식회사 Multi-layer semiconductor memory device having ecc layer and method for error detection and correction using thereof
ITMI20071601A1 (en) * 2007-08-02 2009-02-03 Incard Sa METHOD OF WRITING DATA INTO A NON-VOLATILE MEMORY UNIT.
EP2715541B1 (en) * 2011-05-31 2017-12-20 Everspin Technologies, Inc. Mram field disturb detection and recovery
US9529672B2 (en) 2014-09-25 2016-12-27 Everspin Technologies Inc. ECC word configuration for system-level ECC compatibility

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6529993B1 (en) * 2000-10-12 2003-03-04 International Business Machines Corp. Data and data strobe circuits and operating protocol for double data rate memories
US6667899B1 (en) * 2003-03-27 2003-12-23 Motorola, Inc. Magnetic memory and method of bi-directional write current programming

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6134138A (en) * 1999-07-30 2000-10-17 Honeywell Inc. Method and apparatus for reading a magnetoresistive memory
US6188615B1 (en) * 1999-10-29 2001-02-13 Hewlett-Packard Company MRAM device including digital sense amplifiers
US6272041B1 (en) * 2000-08-28 2001-08-07 Motorola, Inc. MTJ MRAM parallel-parallel architecture
US6418046B1 (en) * 2001-01-30 2002-07-09 Motorola, Inc. MRAM architecture and system
US6545906B1 (en) * 2001-10-16 2003-04-08 Motorola, Inc. Method of writing to scalable magnetoresistance random access memory element
US6693824B2 (en) * 2002-06-28 2004-02-17 Motorola, Inc. Circuit and method of writing a toggle memory
JP2005072139A (en) * 2003-08-21 2005-03-17 Sony Corp Magnetic storage and its manufacturing method
US6937506B2 (en) * 2004-01-08 2005-08-30 Hewlett-Packard Development Company, L.P. Magnetic memory device
US7105879B2 (en) * 2004-04-20 2006-09-12 Taiwan Semiconductor Manufacturing Co., Ltd. Write line design in MRAM
EP1751766A1 (en) * 2004-05-18 2007-02-14 Koninklijke Philips Electronics N.V. Digital magnetic current sensor and logic
US6937497B1 (en) * 2004-11-18 2005-08-30 Maglabs, Inc. Magnetic random access memory with stacked toggle memory cells

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6529993B1 (en) * 2000-10-12 2003-03-04 International Business Machines Corp. Data and data strobe circuits and operating protocol for double data rate memories
US6667899B1 (en) * 2003-03-27 2003-12-23 Motorola, Inc. Magnetic memory and method of bi-directional write current programming

Also Published As

Publication number Publication date
US20060174172A1 (en) 2006-08-03
US7543211B2 (en) 2009-06-02
WO2006083402A2 (en) 2006-08-10
TWI417895B (en) 2013-12-01
TW200636744A (en) 2006-10-16

Similar Documents

Publication Publication Date Title
US9378798B2 (en) Method of writing to a spin torque magnetic random access memory
EP2814035B1 (en) Method for healing reset errors in a spin torque mram
WO2006064497A3 (en) A method of handling limitations on the order of writing to a non-volatile memory
EP2276034A3 (en) Self-referenced magnetic random access memory cell
CN107204200B (en) Semiconductor memory device and memory system
TW200737182A (en) High-bandwidth magnetoresistive random access memory devices and methods of operation thereof
CN104380384A (en) Self-referenced sense amplifier for spin torque mram
WO2005048262A3 (en) Mram architecture with a flux closed data storage layer
WO2006089313A3 (en) Register read for volatile memory
WO2008100462A3 (en) Memory array error correction apparatus, systems, and methods
CN102456392B (en) Memory device, memory circuit and method for generating clock signal
TW200741710A (en) Data writing method
WO2006014395A3 (en) Memory systems and methods
WO2006083402A3 (en) Toggle memory burst
WO2007117969A3 (en) Fast rasterizer
US9076512B2 (en) Synchronous nonvolatile memory device and memory system supporting consecutive division addressing DRAM protocol
AU2003232996A1 (en) Mram-cell and array-architecture with maximum read-out signal and reduced electromagnetic interference
WO2004066306A3 (en) Mram architecture with a grounded write bit line and electrically isolated read bit line
WO2002067266A3 (en) Method for writing into magnetoresistive memory cells and magnetoresistive memory which can be written into according to said method
JP2008541333A5 (en)
TW200636721A (en) Memory device with pre-fetch circuit and pre-fetch method
US7453740B2 (en) Method and apparatus for initializing reference cells of a toggle switched MRAM device
JP2006155710A5 (en)
US6363007B1 (en) Magneto-resistive memory with shared wordline and sense line
WO2008021582A3 (en) Mram refreshing

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 05854004

Country of ref document: EP

Kind code of ref document: A2