WO2007027824A1 - Downconversion mixer with im2 cancellation - Google Patents
Downconversion mixer with im2 cancellation Download PDFInfo
- Publication number
- WO2007027824A1 WO2007027824A1 PCT/US2006/033936 US2006033936W WO2007027824A1 WO 2007027824 A1 WO2007027824 A1 WO 2007027824A1 US 2006033936 W US2006033936 W US 2006033936W WO 2007027824 A1 WO2007027824 A1 WO 2007027824A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- signal
- distortion
- integrated circuit
- baseband signal
- fets
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
- H03D7/14—Balanced arrangements
- H03D7/1425—Balanced arrangements with transistors
- H03D7/1441—Balanced arrangements with transistors using field-effect transistors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
- H03D7/14—Balanced arrangements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
- H03D7/14—Balanced arrangements
- H03D7/1425—Balanced arrangements with transistors
- H03D7/1433—Balanced arrangements with transistors using bipolar transistors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
- H03D7/14—Balanced arrangements
- H03D7/1425—Balanced arrangements with transistors
- H03D7/1458—Double balanced arrangements, i.e. where both input signals are differential
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
- H03D7/14—Balanced arrangements
- H03D7/1425—Balanced arrangements with transistors
- H03D7/1483—Balanced arrangements with transistors comprising components for selecting a particular frequency component of the output
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
- H03D7/14—Balanced arrangements
- H03D7/1425—Balanced arrangements with transistors
- H03D7/1491—Arrangements to linearise a transconductance stage of a mixer arrangement
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
- H03D7/16—Multiple-frequency-changing
- H03D7/165—Multiple-frequency-changing at least two frequency changers being located in different paths, e.g. in two paths with carriers in quadrature
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D2200/00—Indexing scheme relating to details of demodulation or transference of modulation from one carrier to another covered by H03D
- H03D2200/0001—Circuit elements of demodulators
- H03D2200/0025—Gain control circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D2200/00—Indexing scheme relating to details of demodulation or transference of modulation from one carrier to another covered by H03D
- H03D2200/0001—Circuit elements of demodulators
- H03D2200/0033—Current mirrors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D2200/00—Indexing scheme relating to details of demodulation or transference of modulation from one carrier to another covered by H03D
- H03D2200/0041—Functional aspects of demodulators
- H03D2200/0084—Lowering the supply voltage and saving power
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D2200/00—Indexing scheme relating to details of demodulation or transference of modulation from one carrier to another covered by H03D
- H03D2200/0041—Functional aspects of demodulators
- H03D2200/0094—Measures to address temperature induced variations of demodulation
- H03D2200/0098—Measures to address temperature induced variations of demodulation by compensating temperature induced variations
Definitions
- the present disclosure relates generally to electronics, and more specifically to a downconversion mixer in a receiver.
- a transmitter processes traffic data to generate data chips and further modulates a local oscillator (LO) signal with the data chips to generate a radio frequency (RF) modulated signal.
- the transmitter then transmits the RF modulated signal via a communication channel.
- the communication channel degrades the RF modulated signal with noise and possibly interference from other transmitters.
- a receiver receives the transmitted RF modulated signal, downconverts the received RF signal from RF to baseband, digitizes the baseband signal to generate samples, and digitally processes the samples to recover the traffic data sent by the transmitter.
- the receiver uses one or more downconversion mixers to frequency downconvert the received RF signal from RF to baseband.
- An ideal mixer simply translates an input signal from one frequency to another frequency without distorting the input signal.
- a practical mixer however, has non-linear characteristics that can result in the generation of various intermodulation components.
- One such intermodulation component is second order intermodulation (IM2) distortion that is generated by second order non-linearity in the mixer.
- IM2 distortion is problematic for a downconversion mixer because the magnitude of the IM2 distortion may be large and the IM2 distortion may fall on top of the baseband signal, which can then degrade the performance of the receiver.
- the downconversion mixer can generate different (and large) amounts of IM2 distortion, provide good noise performance, and achieve temperature compensation.
- the downconversion mixer includes a mixer, an IM2 generator, and a scaling unit.
- the mixer frequency downconverts an input RF signal with an LO signal and generates an output baseband signal.
- the IM2 generator includes first and second field effect transistors (FETs) that receive the input RF signal and generate an intermediate signal having IM2 distortion.
- the scaling unit scales the intermediate signal to generate a scaled signal and further combines the scaled signal with the output baseband signal to cancel IM2 distortion in the output baseband signal.
- the EVI2 generator may further include first and second amplifiers, with the first amplifier being coupled between the source and gate of the first FET and the second amplifier being coupled between the source and gate of the second FET.
- Different amounts of IM2 distortion may be generated in the intermediate signal by using different gains for the amplifiers.
- IM2 distortion with different temperature variation patterns may also be generated by using different temperature coefficients for the gains of the amplifiers, which may be provided by different sets of resistors.
- the scaling unit scales the intermediate signal with a scaling gain that is selected to reduce IM2 distortion in the output baseband signal.
- one set of mixer and scaling unit is used to generate an inphase (T) baseband signal, and another set of mixer and scaling unit is used to generate a quadrature (Q) baseband signal.
- a single IM2 generator may be used for both I and Q baseband signals.
- the two scaling units can independently cancel the IM2 distortions in the I and Q baseband signals from the two mixers.
- FIG. 1 shows a block diagram of a direct-conversion receiver.
- FIGS. 2A, 2B and 2C show a mixer input signal, a mixer output signal without IM2 cancellation, and a mixer output signal with IM2 cancellation, respectively.
- FIG. 3 shows a downconversion mixer with IM2 cancellation.
- FIG. 4 shows an IM2 generator
- FIG. 5 shows a bias circuit and an amplifier within the IM2 generator.
- FIG. 6 shows a resistor array within the bias circuit.
- FIG. 7 shows a scaling unit
- FIG. 8 shows a process for performing IM2 calibration for the receiver.
- the downconversion mixer with IM2 cancellation described herein may be used for a direct-conversion receiver and possibly other types of receiver.
- the direct- conversion receiver frequency downconverts the receive RF signal from RF directly to baseband in one stage.
- Other types of receiver perform frequency downconversion in multiple stages.
- the different types of receivers may use different circuit blocks and/or have different circuit requirements. For clarity, the downconversion mixer is described below for the direct-conversion receiver.
- FIG. 1 shows a block diagram of a direct-conversion receiver 100.
- a low noise amplifier (LNA) 112 amplifies a received RF signal with a fixed or variable gain and provides an amplified RF signal.
- a bandpass filter 114 filters the amplified RF signal and provides an input RF signal.
- Bandpass filter 114 passes signal components in the frequency band of interest and removes out-of-band noise and undesired signal components.
- Bandpass filter 114 may be implemented with a surface acoustic wave (SAW) filter or some other filter.
- SAW surface acoustic wave
- a downconversion mixer 120 frequency downconverts the input RF signal with I and Q LO signals from an LO generator 118 and provides I and Q baseband signals.
- An LO signal is a carrier signal at a desired frequency.
- the I and Q LO signals are 90° out of phase but have the same frequency.
- the frequency of the LO signals is selected such that the signal component in an RF channel of interest is downconverted to baseband or near baseband.
- a lowpass filter 122 filters the I and Q baseband signals to pass the signal components in the RF channel of interest and to remove noise and undesired signal components that may have been generated by the downconversion process.
- An amplifier (AMP) 124 amplifies the I and Q filtered signals from lowpass filter 122 with a fixed or variable gain.
- An analog-to-digital converter (ADC) 126 digitizes the I and Q analog signals from amplifier 124 and provides data samples to a digital signal processor. (DSP) 130. DSP 130 performs digital signal processing (e.g., demodulation, deinterleaving, decoding, and so on) on the data samples, as specified by the system.
- ADC analog-to-digital converter
- DSP 130 performs digital signal processing (e.g., demodulation, deinterleaving, decoding, and so on) on the data samples, as specified by the system.
- a controller 140 directs the operations of various processing units within receiver 100.
- a memory unit 142 stores data and program codes for controller 140.
- FIG. 1 shows a specific design for receiver 100. In general, a receiver may perform signal conditioning using one or more stages of amplifier, filter, mixer, and so on, which may be arranged differently from the design shown in FIG. 1. Furthermore, a receiver may employ other circuit blocks not shown in FIG. 1.
- FIG. 2A shows an exemplary input RF signal at the input of downconversion mixer 120.
- the input RF signal includes a desired signal component 212 centered at a frequency of/o and two undesired signal components 214a and 214b at frequencies of/ 2 and f ⁇ , respectively.
- the undesired signal components are also called jammers and may correspond to signals transmitted by an interfering transmitter.
- the jammers may be much higher in amplitude than the desired signal component and may be located close in frequency to the desired signal component.
- the desired CDMA signal has a bandwidth of 1.23 MHz.
- IS- 98D specifies a two-tone test that is applicable to cdma2000 receivers. For this test, two tones are located at +900 KHz and +1700 KHz from the center frequency of the CDMA signal and are 58 dB higher in amplitude than the CDMA signal level. These two tones model large amplitude interfering signals transmitted by a nearby base station in an Advanced Mobile Phone Service (AMPS) system.
- AMPS Advanced Mobile Phone Service
- FIG. 2B shows a baseband signal at the output of downconversion mixer 120 without BVI2 cancellation.
- Non-linearity in mixer 120 can cause intermodulation components at various frequencies including Z 1 - / 2 , /j + / 2 , If x and 2/ 2 , as shown in FIG. 2B.
- other intermodulation components at frequencies such as Z 1 - / 0 and / 2 - / 0 are not shown in FIGS. 2B and 2C.
- the intermodulation components at higher frequencies such as f x + / 2 , 2Z 1 and 2/ 2 can be filtered out easily.
- FTG. 2C shows a baseband signal with IM2 cancellation.
- the IM2 distortion may be estimated and canceled from the baseband signal. If the IM2 cancellation is effective, then the baseband signal may be essentially free of IM2 distortion, and improved performance may be achieved for the receiver.
- BVI2 calibration may be performed to ascertain the amounts of IM2 distortion in the I and Q baseband signals and to determine the amount of IM2 distortion to generate for each baseband signal in order to cancel the IM2 distortion in that baseband signal.
- FIG. 3 shows an embodiment of downconversion mixer 120 with IM2 cancellation.
- Downconversion mixer 120 includes a mixer 310a for the I baseband signal and a mixer 310b for the Q baseband signal.
- Each mixer 310 includes a mixer core 320 and an IM2 canceller 350.
- each mixer core 320 includes four N- channel FETs (N-FETs) 322, 324, 326 and 328 coupled as a Gilbert cell multiplier.
- N- FETs 322 and 324 have their drains coupled to current sources 332 and 334, respectively, and their sources coupled together and to one end of a resistor 336.
- N-FETs 326 and 328 have their drains coupled to current sources 332 and 334, respectively, and their sources coupled together and to one end of a resistor 338.
- the gates of N-FETs 322 and 328 couple together, and the gates of N-FETs 324 and 326 couple together.
- Current sources 332 and 334 further couple to an upper supply voltage V DD> provide bias currents for N-FETs 322 through 328, and also act as active loads for these N-FETs.
- An N-FET 342 has its drain coupled to the other ends of resistors 336a and 336b, its gate coupled to one end of a bias network 344, and its source coupled to one end of an inductor 352.
- an N-FET 346 has its drain coupled to the other ends of resistors 338a and 338b, its gate coupled to one end of a bias network 348, and its source coupled to one end of an inductor 354.
- N-FETs 342 and 346 are RF common gate amplifiers.
- Bias networks 344 and 348 receive a bias voltage V b i as on the other ends and generate the proper gate bias voltages for N-FETs 342 and 346, respectively.
- the other ends of inductors 352 and 354 couple to a lower supply voltage Vss, which may be circuit ground.
- a differential input RF signal is provided to the sources of N-FETs 342 and 346.
- a differential I LO signal is provided to the gates of N-FETs 322a and 324a and also to the gates of N-FETs 328a and 326a.
- a differential I baseband signal is provided by the drains of N-FETs 322a, 324a, 326a and 328a.
- Mixer core 320b for the Q component is coupled in similar manner as mixer core 320a for the I component.
- Resistors 336b and 338b within mixer core 320b are coupled to the drains of N-FETs 342 and 346, respectively.
- a differential Q LO signal is provided to the gates of N-FETs 322b and 324b and also to the gates of N-FETs 328b and 326b.
- a differential Q baseband signal is provided by the drains of N-FETs 322b, 324b, 326b and 328b.
- IM2 cancellers 350a and 350b include scaling units 370a and 370b, respectively, and further share an IM2 generator 360.
- HvI2 generator 360 generates an intermediate signal containing IM2 distortion having the same frequency spectrum as the IM2 distortions in the I and Q baseband signals from mixer cores 320a and 320b, respectively.
- Scaling unit 370a adjusts the magnitude and polarity of the intermediate signal from IM2 generator 360 and generates a first scaled signal having IM2 distortion that is approximately equal in magnitude but opposite in polarity as the IM2 distortion in the I baseband signal from mixer core 320a.
- the output from scaling unit 370a is combined with the output from mixer core 320a, and the IM2 distortion from scaling unit 370a cancels the IM2 distortion from mixer core 320a, resulting in the I baseband signal having low IM2 distortion.
- Scaling unit 370b similarly adjusts the magnitude and polarity of the intermediate signal from IM2 generator 360 and generates a second scaled signal having IM2 distortion that is approximately equal in magnitude but opposite in polarity as the IM2 distortion in the Q baseband signal from mixer core 320b.
- the output from scaling unit 370b is combined with the output from mixer core 320b, and the IM2 distortion from scaling unit 370b cancels the IM2 distortion from mixer core 320b, resulting in the Q baseband signal having low IM2 distortion.
- the input RF signal for downconversion mixer 120 may be expressed as:
- Vd C _ m i ⁇ er is the direct current (DC) portion of the input RF signal and Vr f ⁇ ax w is the RF portion of the input RF signal.
- the LO signal for each mixer core 320 has an amplitude of V 10 and a frequency of ⁇ Q radians/second. [0038]
- the output current I m i Xer for each mixer core 320 may be expressed as:
- mixer J V do mixer "if mixer ' " Io / '
- f(u,v) , f'(u,v) , and f"(u,v) are functions of variables u and v and are determined by non-linearity of the mixer core; and ⁇ 0 , a ⁇ and ⁇ 2 are coefficients comprising f(u,v) , f'(u,v) and f"(u,v) , respectively, and are functions of ⁇ o t .
- V rfj ⁇ tar V 1 • cos (fl>,f + G 1 ) + V 2 • cos ( ⁇ 2 t + ⁇ 2 ) , Eq (3)
- the mixer IM2 current Ii m 2_mixer > which is the IM2 component of the mixer output current, may then be expressed as:
- V m i xer
- the input RF signal is also provided to M2 generator 360 and used to generate IM2 distortion.
- the scaled RF signal is applied to an IM2 distortion generation circuit within IM2 generator 360.
- the output current I ge n from IM2 generator 360 may be expressed as:
- V gen V j0 ⁇ 6n + V rf _ gen is the input signal to the IM2 distortion generation circuit
- g(z) , g'(z) , and g"(z) are functions of variable z and are determined by non- linearity of the IM2 distortion generation circuit
- bo, b ⁇ and & 2 are coefficients comprising g(z), g'(z) , and g ⁇ z) , respectively.
- the scaled RF signal may be expressed as:
- Vr f ge ⁇ V 1 ' • cos ( ⁇ ,t + O 1 ) + Y 2 - - cos ( ⁇ 2 t + ⁇ 2 ) , Eq (6)
- the generated IM2 current I im2 _ g en which is the EVI2 component of the output current from IM2 canceller 360, may then be expressed as:
- the mixer IM2 current and the generated IM2 current have the same initial phase of O 1 - ⁇ 2 and the same frequency of Co 1 -Oo 2 .
- the ratio of the generated IM2 current to the mixer IM2 current may be expressed as:
- the ratio S is not dependent on the jammer phase, frequency, and power (to the first order). Hence, the ratio S may be determined once by performing IM2 calibration and used thereafter for all operating conditions.
- FIG. 4 shows an embodiment of IM2 generator 360.
- IM2 generator 360 includes an IM2 distortion generation circuit 410 and a differential signal generator 430.
- IM2 distortion generation circuit 410 generates a single-ended intermediate signal containing IM2 distortion.
- Differential signal generator 430 receives the single-ended intermediate signal and generates two differential intermediate signals for scaling units 370a and 370b.
- IM2 distortion generation circuit 410 includes two N-FETs 412 and 414 and two amplifiers 422 and 424.
- N-FETs 412 and 414 are coupled as a differential pair and have their drains coupled together and their sources receiving the differential input RF signal.
- Amplifier 422 has its input coupled to the source of N-FET 412 and its output coupled to the gate of N-FET 412.
- amplifier 424 has its input coupled to the source of N-FET 414 and its output coupled to the gate of N-FET 414.
- N-FETs 412 and 414 may be assumed to have a quadratic law transfer function between the gate-to-source voltage V gs and the drain current. If the input RF signal includes two jammers as shown in equation (3) and if amplifiers 422 and 424 are not present, then the drain current I 1 of N-FET 412 may be expressed as:
- drain current I 2 of N-FET 414 may be expressed as:
- N-FETs 412 and 414 may be expressed as:
- Amplifiers 422 and 424 provide signal amplification, which can yield the following advantages in the generation of IM2 distortion:
- the N-FET channel thermal noise is proportional to the transistor transconductance. Since the transconductance for case (2) above is 1/16 of the transconductance for case (1), the output noise power is reduced by 12 decibels (dB) for case (2). Less noise would then be injected in the mixer output, which may improve performance.
- the temperature variation of Ii m2 _ge n depends solely on mobility variation, which is proportional to (T /T 0 ) "1 ' 5 , where T is the temperature for IM2 generator 360 and To is room temperature, which is 298° Kelvin.
- the mixer IM2 current variation versus temperature may be more complex since (1) different mismatch mechanisms within mixer core 320 may have different temperature variation patterns and (2) the total variation for the mixer IM2 current is the superposition of all of these different temperature variation patterns.
- the gain Ay of amplifiers 422 and 424 may be designed with different temperature coefficients, which then allows for generation of IM2 current with different temperature variation patterns. A temperature coefficient may then be selected for the gain Ay such that the temperature variation of the generated EVI2 current resembles the temperature variation of the mixer DVI2 current.
- Differential signal generator 430 generates two differential intermediate signals.
- P-channel FETs (P-FETs) 432a and 432b are coupled as a current mirror and have their gates coupled together and V D D-
- the drain and gate of P-FET 432a couple together and further to the output of circuit 410.
- the drain of P- FET 432b couples to the drain and gate of an N-FET 436.
- N-FETs 442a and 442b have their drains coupled together and to one end of a current source 440.
- the gate of N-FET 442a couples to the gate of N-FET 436, and the gate of N-FET 442b couples to the drain of N-FET 442b.
- N-FETs 436, 442a, 452a and 462a are coupled as a current mirror and have their gates coupled together.
- N-FETs 442b, 452b and 462b are coupled as another current mirror and have their gates coupled together.
- the drains of N-FETs 452a and 452b provide the differential intermediate signal for scaling unit 370a.
- the drains of N- FETs 462a and 462b provide the differential intermediate signal for scaling unit 370b.
- Resistors 438, 444a, 444b, 454a, 454b, 464a and 464b couple between V S s and the sources of N-FETs 436, 442a, 442b, 452a, 452b, 462a and 462b, respectively. These resistors reduce output noise currents.
- N-FET 432a acts as an active load for N-FETs 412 and 414.
- the current through N-FET 432a includes a bias current I b and the generated IM2 current, which is denoted as y.
- N-FETs 432a and 432b are coupled as a current mirror, and the current through N-FET 432b is equal to the current through N-FET 432a.
- N-FETs 436 and 442a are also coupled as a current mirror, and the current through N-FET 442a is equal to the current through N-FET 436.
- N-FET 442b The IM2 current via N-FET 442b is inverted with respect to the IM2 current via N-FET 442a since the total current via both N-FETs 442a and 442b is 21 b .
- N-FETs 442a, 452a and 462a are coupled as a current mirror and have the same drain current.
- N-FETs 442b, 452b and 462b are coupled as another current mirror and have the same drain current.
- FIG. 5 shows an embodiment of a bias circuit 510 and amplifier 422 within IM2 generator 360.
- Bias circuit 510 generates bias currents and bias voltages for amplifiers 422 and 424.
- P-FETs 512 and 514 are coupled as a current mirror and have their gates coupled together and their sources coupled to V DD - P-FET 514 also has it gate coupled to its drain.
- a resistor 520 and an N-FET 522 couple in series with P-FET 512.
- N-FET 522 has its source coupled to Vss, its drain coupled to one end of resistor 520, and its gate coupled to the other end of resistor 520 and further to the drain of P-FET 512.
- N-FET 524 couples in series with P-FET 514.
- N-FET 524 has its source coupled to V S s, its gate coupled to the drain of N-FET 522, and its drain coupled to the drain of P-FET 514.
- Resistors 526a and 526b have one end coupled to the drain of N-FET 522.
- the other end of resistor 526a provides a bias voltage for amplifier 422.
- the other end of resistor 526b provides a bias voltage V g2 for amplifier 424.
- a P-FET 532 and an N-FET 534 are coupled in series.
- P-FET 532 has its source coupled to V DD , its gate coupled to the gates of P-FETs 512 and 514, and its drain coupled to the drain of N-FET 534.
- N-FET 534 has its gate coupled to resistor 526a and its source coupled to Vss-
- a feedback resistor 536 couples between the gate and drain of P-FET 532 and stabilizes the drain voltage of P-FET 532.
- a DC blocking capacitor 538 couples between the amplifier input Vj nl and the gate of N-FET 534.
- Another DC blocking capacitor 542 couples between the drain of N-FET 534 and the amplifier output V out i-
- a load resistor 544 couples between the amplifier output and Vss-
- Resistor 520 determines the amount of reference current I ref flowing through P-FET 512 and N-FET 522.
- the I ref current is mirrored through both P-FETs 514 and 532 because P-FETs 512, 514 and 532 have the same V GS voltage.
- the I re f 2 current flowing through P-FET 514 and N-FET 524 may be expressed as:
- N-FET 524 R 1 is the resistance of resistor 520 and K is the ratio of the width of N-FET 524 to the width of N-FET 522.
- the transconductance g m ' of N-FET 524 may be expressed as:
- N-FET 522 provides the bias voltage for N-FETs 524 and 534 to maintain constant transconductance (constant-g m ) for N-FETs 524 and 534.
- P-FET 532 provides the bias current for N-FET 534 and is also an active load for N-FET 534.
- the bias current for N-FET 534 is proportional to the I re ⁇ current and is determined by the ratio of the FET geometry.
- the transconductance g m of N-FET 534 is likewise proportional to the transconductance g m ' of N-FET 524.
- N-FET 534 provides amplification for the
- the voltage gain Ay provided by N-FET 534 may be expressed as:
- R L is the resistance of load resistor 544.
- the gain Ay is also affected by the output resistance and drain parasitic capacitances of N-FET 534, which are not shown in equation (15) for simplicity.
- Amplifier 424 may be implemented in the same manner as amplifier 422 and may be driven by the Vb 2 and Vg 2 signals from bias circuit 510.
- Equations (13) and (14) show the theoretical current and transconductance for N-FET 524. Ih reality, however, channel length modulation and short channel effects modify the relationships to I re ⁇ ⁇ R 1 "1 " 42 and g m ' ⁇ RJ "1 82 . Increasing Ri reduces current consumption but also results in a smaller transconductance g m ' for N-FET 524 and hence a smaller transconductance g m for N-FET 534.
- Resistor 520 may be used for gain control as well as for DC current reduction.
- each mixer core 320 generates BVI2 distortion due to mismatch in various parameters such as, for example, the threshold voltage V th of N-FETs 322 through 328, the width W and length L of these N-FETs, the oxide thickness t ox for these N-FETs, and so on. If the mismatch for each parameter is small, then the mixer IM2 distortion may be approximated as:
- ⁇ V ⁇ , ⁇ W , ⁇ L and ⁇ t ox denote the amount of mismatch in V th , W, L and t ox , respectively.
- the mismatches AV 111 , ⁇ W , ⁇ L and ⁇ t ox are unknown prior to manufacturing and vary from device to device.
- the temperature coefficient for the EVI2 distortion may be expressed as:
- ⁇ V ft , ⁇ W , ⁇ L and ⁇ t ox are assumed to be independent of temperature T for simplicity.
- the mismatches may be assumed to be random variables.
- the temperature coefficients d Jc 1 I d T , B Jc 2 1 d T , d k 3 1 d T , and d Jc 4 1 d T may also be different. Thus, it would be very difficult (if not impossible) to predict the actual variation in the mixer IM2 distortion with temperature.
- resistor 520 within bias block 510 may be implemented with a resistor array having different selectable resistor values. Each resistor value corresponds to a different transconductance g m ' shown in equation (14) and hence a different amplifier gain Ay shown in equation (15). The proper resistor value is selected such that the IM2 distortion generated by each mixer core can be canceled.
- FIG. 6 shows an embodiment of a resistor array 520a, which may be used for resistor 520 in bias circuit 510 in FIG. 5.
- Resistor array 520a includes multiple (N) resistor branches, where N > 1. These resistor branches may be used to provide high and low gain settings for amplifiers 422 and 424, to provide different gains to achieve different temperature coefficients for these amplifiers, and to account for integrated circuit (IC) process variation. Each resistor branch corresponds to a different amplifier gain.
- Each resistor branch includes two N-FETs 622 and 626 and two resistors 624 and 628.
- N-FET 622 has its drain coupled to a first common node, its gate receiving a control C n , where n e ⁇ 1, 2, ..., N ⁇ , and its source coupled to one end of resistor 624.
- N-FET 626 has its drain coupled to the other end of resistor 624, its gate receiving a control Cwg h , and its source coupled to a second common node.
- Resistors 624 and 628 are coupled in series with N-FET 622, and resistor 628 is coupled in parallel with N- FET 626. The values of resistors 624 and 628 are selected to achieve a desired amplifier gain for the branch. Different amplifier gains may be achieved by using different resistor values for the N branches.
- N-FET 622 acts as a switch that is opened or closed based on the associated C n control.
- C n control is at logic high
- N-FET 622 is turned on, resistors 624 and 628 are coupled between the input and output of resistor array 520a, and the branch is engaged.
- the C n control is at logic low
- N-FET 622 is turned off, and the branch is disengaged.
- N-FET 626 acts as a switch that is opened or closed based on the C ⁇ control.
- N-FET 626 When the Q ⁇ gh control is at logic high, N-FET 626 is turned on, resistor 628 is shorted, and a higher transconductance g m ' is achieved since g m ' is inversely related to R 1 , as shown in equation (14).
- N-FET 626 When the C ⁇ gh control is at logic low, N-FET 626 is turned off, resistor 628 is coupled in series with resistor 624, and a lower transconductance g m ' is achieved with the higher resistor value for the branch.
- control bits may be used to select one of the N branches, where [ " ⁇ ] denotes a ceiling operator.
- An additional control bit is used to select either the high or low gain setting.
- the high gain setting may be used to generate a large IM2 current.
- the low gain setting may be used to achieve better resolution and lower power consumption when a large IM2 current is not needed.
- FIG. 7 shows an embodiment of scaling unit 370, which may be used for each of scaling units 370a and 370b in FIG. 3.
- scaling unit 370 is implemented as an M-bit Gilbert digital-to-analog converter (DAC), where M > 1 and is determined by the desired scaling resolution.
- the Gilbert DAC receives differential current (Ii p and Ij n ) for the intermediate signal from BVI2 generator 360 at its inverting and non-inverting inputs, steers the input current to its inverting and non-inverting outputs, and provides differential current (I sp and I sn ) for the scaled signal from the scaling unit.
- the Gilbert DAC includes two sections 710a and 710b. Each section 710 includes a direct-coupled block 720 and a cross-coupled block 730.
- direct-coupled block 720a includes M N-FETs 722a through 722m having their sources coupled to the non-inverting input Ii p and their drains coupled to the non-inverting output I sp .
- N-FETs 722a through 722m have widths of W, 2W, ..., and 2 M ⁇ J • W , respectively, and receive B 1 , B 2 , ..., and B M control bits, respectively, for an M-bit control, where B 1 is the least significant control bit and B M is the most significant control bit.
- Cross-coupled block 730a includes M N-FETs 732a through 732m having their sources coupled to the non-inverting input Ij P and their drains coupled to the inverting output I sn .
- N-FETs 732a through 732m have widths of W, 2W, ..., and
- direct-coupled block 720b includes M N-FETs 724a through 724m that have (1) the same dimension as N-FETs 722a through 722m, respectively, (2) their sources coupled to the inverting input Ij n , (3) their gates receiving the B 1 , B 2 , ..., and B M control bits, respectively, and (4) their drains coupled to the inverting output I 8n .
- Cross-coupled block 730b includes M N-FETs 734a through 734m that have (1) the same dimension as N-FETs 724a through 724m, respectively, (2) their sources coupled to the inverting input Ij n , (3) their gates receiving the B 1 , B 2 , ..., and B M control bits, respectively, and (4) their drains coupled to the non-inverting output
- the differential output current from scaling unit 370 may be expressed as:
- I 8P X -I ⁇ (I-X) -Ii n , and Eq (18)
- x is a normalized control value determined by the M control bits and is between a range of 0 and 1, or 0 ⁇ x ⁇ 1.
- the B-bit control value may be denoted as X and ranges from 0 through 2 M - 1.
- Each control bit B m steers a portion of the I ip current, or 2 m ⁇ x ⁇ I ip /(2 M - 1) , to the I sp output if that bit is set to logic high and to the I sn output if the bit is set to logic low.
- the same control bit B m also steers a portion of the Ii n current, or 2 m ⁇ -I 1n /(2 M -1) , to the I 8n output if that bit is set to logic high and to the I sp output if the bit is set to logic low.
- the current at the I sp output is equal to the sum of all currents steered to this output.
- Scaling units 370a and 370b may each be implemented as shown in FIG. 7. Separate M-bit controls may be used for scaling units 370a and 370b to allow for independent cancellation of BVI2 distortions in the I and Q baseband signals from mixer cores 320a and 320b, respectively.
- FIGS. 3 through 7 specific embodiments of various circuits have been described above in FIGS. 3 through 7. These circuits may also be implemented with other designs, and this is within the scope of the invention.
- IM2 generator 360 and scaling units 370a and 370b may be implemented with circuits that operate on voltages instead of currents.
- FIG. 8 shows a process 800 for performing IM2 calibration for receiver 100.
- Process 800 may be performed during manufacturing, testing, or field operation.
- Process 800 may also be performed independently for each of the I and Q baseband signals.
- the following description is for one baseband signal, which may be either the I or Q baseband signal.
- IM2 distortion in the baseband signal is measured at room temperature without BVI2 cancellation (block 812).
- a resistor branch i.e., an amplifier gain
- the N branches may be selected in sequential order, e.g., from the branch with the highest resistor value to the branch with the lowest resistor value.
- the N branches may also be selected in a ping- pong manner, e.g., starting with the middle resistor value and then alternating between higher and lower resistor values.
- the selected branch is enabled by setting the C n control bit for the branch to logic high and setting all other C n control bits to logic low.
- IM2 distortion in the baseband signal is then measured at room temperature with M2 cancellation and for different scaling gains in scaling unit 370 (block 822).
- the scaling gain with the lowest EVI2 distortion is selected (block 824).
- IM2 distortion in the baseband signal is then measured at high and low temperatures with EVI2 cancellation and using the selected scaling gain (block 826).
- a determination is then made whether the BVI2 measurements comply with specifications (block 828). If the answer is 'Yes', then the selected gain setting and resistor branch for the amplifiers and the selected scaling gain for the scaling unit are used for IM2 cancellation (block 830).
- one amplifier gain setting, one amplifier gain (or resistor branch), and one scaling gain are selected by the calibration process in FIG. 8 and thereafter used for IM2 cancellation at all temperatures.
- Different amplifier gain settings, amplifier gains, and/or scaling gains may also be determined for different operating conditions and stored in a look-up table. Thereafter, the proper amplifier gain setting, amplifier gain, and scaling gain are used for the detected operating condition.
- the amplifier gain setting, amplifier gain, and scaling gain may also be selected during normal operation based on one or more parameters such as, for example, detected temperature, measured BVI2 distortion in the baseband signals, receiver performance, and so on.
- the downconversion mixer with BVI2 cancellation described herein may be used for various communication systems.
- the downconversion mixer may be used for Code Division Multiple Access (CDMA) systems, Time Division Multiple Access (TDMA) systems, Frequency Division Multiple Access (FDMA) systems, Orthogonal Frequency Division Multiple Access (OFDMA) systems, multiple-input multiple-output (MIMO) systems, wireless local area networks (LANs), and so on.
- CDMA Code Division Multiple Access
- TDMA Time Division Multiple Access
- FDMA Frequency Division Multiple Access
- OFDMA Orthogonal Frequency Division Multiple Access
- MIMO multiple-input multiple-output
- LANs wireless local area networks
- a CDMA system may implement a radio access technology (RAT) such as Wideband CDMA (W-CDMA), cdma2000, and so on.
- RAT refers to the technology used for over-the-air communication.
- a TDMA system may implement a RAT such as Global System for Mobile Communications (GSM).
- GSM
- Universal Mobile Telecommunication System is a system that uses W-CDMA and GSM as RATs.
- the downconversion mixer may also be used for various frequency bands such as, for example, a cellular band from 824 to 894 MHz, a Personal Communication System (PCS) band from 1850 to 1990 MHz, a Digital Cellular System (DCS) band from 1710 to 1880 MHz, an International Mobile Telecommunications-2000 (IMT-2000) band from 1920 to 2170 MHz, and so on.
- PCS Personal Communication System
- DCS Digital Cellular System
- IMT-2000 International Mobile Telecommunications-2000
- the downconversion mixer described herein may be implemented within an integrated circuit (IC), an RF integrated circuit (RFIC), an application specific integrated circuit (ASIC), a printed circuit board (PCB), an electronic device, and so on.
- the downconversion mixer may also be fabricated with various IC process technologies such as complementary metal oxide semiconductor (CMOS), N-channel MOS (N- MOS), P-channel MOS (P-MOS), bipolar junction transistor (BJT), bipolar-CMOS (BiCMOS), silicon germanium (SiGe), gallium arsenide (GaAs), and so on.
- CMOS complementary metal oxide semiconductor
- N- MOS N-channel MOS
- P-MOS P-channel MOS
- BJT bipolar junction transistor
- BiCMOS bipolar-CMOS
- SiGe silicon germanium
- GaAs gallium arsenide
- the control function for the IM2 generator and scaling units may be implemented in hardware, software, or a combination thereof.
- control function may be implemented by controller 140 in FIG. 1 or some other unit.
- the control function may also be implemented with software modules (e.g., procedures, functions, and so on) that perform the functions described herein.
- the software codes may be stored in a memory unit (e.g., memory unit 142 in FIG. 1) and executed by a processor (e.g., controller 140).
- the memory unit may be implemented within the processor or external to the processor.
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2006800401142A CN101297474B (en) | 2005-08-30 | 2006-08-30 | Downconversion mixer with IM2 cancellation |
JP2008529251A JP4740332B2 (en) | 2005-08-30 | 2006-08-30 | Down conversion mixer with IM2 cancellation |
EP06802655.8A EP1920531B1 (en) | 2005-08-30 | 2006-08-30 | Downconversion mixer with im2 cancellation |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/216,857 | 2005-08-30 | ||
US11/216,857 US8050649B2 (en) | 2005-08-30 | 2005-08-30 | Downconversion mixer with IM2 cancellation |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2007027824A1 true WO2007027824A1 (en) | 2007-03-08 |
Family
ID=37491792
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2006/033936 WO2007027824A1 (en) | 2005-08-30 | 2006-08-30 | Downconversion mixer with im2 cancellation |
Country Status (6)
Country | Link |
---|---|
US (1) | US8050649B2 (en) |
EP (1) | EP1920531B1 (en) |
JP (1) | JP4740332B2 (en) |
KR (2) | KR101009302B1 (en) |
CN (1) | CN101297474B (en) |
WO (1) | WO2007027824A1 (en) |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2006000091A1 (en) * | 2004-06-24 | 2006-01-05 | Nortel Networks Limited | Preambles in ofdma system |
US8050649B2 (en) * | 2005-08-30 | 2011-11-01 | Qualcomm Incorporated | Downconversion mixer with IM2 cancellation |
US7512393B2 (en) * | 2005-10-14 | 2009-03-31 | Skyworks Solutions, Inc. | Downconverting mixer |
US8219049B2 (en) * | 2008-03-31 | 2012-07-10 | Javelin Semiconductor, Inc. | Generating a process and temperature tracking bias voltage |
US8344808B2 (en) | 2008-03-31 | 2013-01-01 | Javelin Semiconductor, Inc. | Non-linear capacitance compensation |
US8787850B2 (en) | 2008-03-31 | 2014-07-22 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Compensating for non-linear capacitance effects in a power amplifier |
US8315587B2 (en) * | 2008-08-29 | 2012-11-20 | Silicon Laboratories Inc. | Mechanical tuning of a radio |
US8165553B2 (en) * | 2010-01-06 | 2012-04-24 | Hong Kong Applied Science and Technology Research Institute Company Limited | Current-matching intermodulation suppression |
US9325360B2 (en) | 2010-09-28 | 2016-04-26 | Qualcomm Incorporated | Reducing non-linearities in a differential receiver path prior to a mixer using calibration |
WO2012136240A1 (en) * | 2011-04-04 | 2012-10-11 | Telefonaktiebolaget L M Ericsson (Publ) | A mixer circuit |
US8653892B2 (en) * | 2011-06-23 | 2014-02-18 | Cheng-Han Wang | Systematic intermodulation distortion calibration for a differential LNA |
JP2014518385A (en) * | 2011-07-06 | 2014-07-28 | アナイト・テレコムズ・オサケユキテュア | Over the air test |
US8779810B2 (en) * | 2011-07-15 | 2014-07-15 | Qualcomm Incorporated | Dynamic divide by 2 with 25% duty cycle output waveforms |
US8483646B2 (en) | 2011-12-12 | 2013-07-09 | Linear Technology Corporation | Second order intermodulation canceller |
US8744363B2 (en) * | 2012-02-14 | 2014-06-03 | Intel Mobile Communications GmbH | Cancellation of RF second-order intermodulation distortion |
US8843082B2 (en) | 2012-02-14 | 2014-09-23 | Intel Mobile Communications GmbH | Cancellation of RF second-order intermodulation distortion |
JP2013247537A (en) * | 2012-05-28 | 2013-12-09 | Sony Corp | Signal processing device, method, and communication device |
US9755691B2 (en) * | 2012-11-14 | 2017-09-05 | Andrew Joo Kim | Method and system for mitigating the effects of a transmitted blocker and distortions therefrom in a radio receiver |
US9319084B2 (en) | 2013-03-13 | 2016-04-19 | Futurewei Technologies, Inc. | Noise cancellation apparatus and method |
US9660856B2 (en) | 2015-02-25 | 2017-05-23 | Linear Technology Corporation | Distortion compensation circuit |
US10003451B2 (en) * | 2015-10-08 | 2018-06-19 | Macom Technology Solutions Holdings, Inc. | Dual-input, high power handling, power combining LNA for full duplex communications systems |
US11469720B2 (en) * | 2020-07-01 | 2022-10-11 | AyDee Kay LLC | Split-steer amplifier with invertible output |
US11923884B2 (en) * | 2021-09-24 | 2024-03-05 | Qualcomm Incorporated | Configurable harmonic rejection mixer (HRM) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5752181A (en) | 1991-03-12 | 1998-05-12 | Watkins-Johnson Company | Method and apparatus for reducing inermodulation distortion in a mixer |
US20030007377A1 (en) | 2001-06-29 | 2003-01-09 | Shoji Otaka | Frequency converter and radio communication apparatus with the same |
US20040214547A1 (en) | 2003-04-28 | 2004-10-28 | Samsung Electronics Co., Ltd. | Circuit and method for receiving and mixing radio frequencies in a direct conversion receiver |
US20050140402A1 (en) | 2003-12-24 | 2005-06-30 | Sung Jin B. | Frequency converter |
Family Cites Families (55)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2686256A (en) * | 1951-02-06 | 1954-08-10 | Bell Telephone Labor Inc | Signal transmission system |
US3231819A (en) * | 1961-09-07 | 1966-01-25 | Bell Telephone Labor Inc | Intermodulation distortion correction of angle modulated transmission system by use of nonlinear cancellation circuit |
US3736486A (en) * | 1972-03-17 | 1973-05-29 | Teletronics Int Inc | Servo control system |
JPH02260705A (en) * | 1989-03-30 | 1990-10-23 | Matsushita Electric Ind Co Ltd | Wideband amplifier |
US5481389A (en) * | 1992-10-09 | 1996-01-02 | Scientific-Atlanta, Inc. | Postdistortion circuit for reducing distortion in an optical communications system |
US5789927A (en) * | 1996-06-28 | 1998-08-04 | Spectrian | Baseband measurement of RF power amplifier distortion |
US5749051A (en) | 1996-07-18 | 1998-05-05 | Ericsson Inc. | Compensation for second order intermodulation in a homodyne receiver |
US5801595A (en) * | 1997-01-10 | 1998-09-01 | Harris Corporation | Device and method for digital vestigial sideband modulation |
KR100222404B1 (en) * | 1997-06-21 | 1999-10-01 | 윤종용 | Apparatus and method for suppressing inter-modulation distortion |
US6243430B1 (en) * | 1998-01-09 | 2001-06-05 | Qualcomm Incorporated | Noise cancellation circuit in a quadrature downconverter |
AUPP261898A0 (en) * | 1998-03-27 | 1998-04-23 | Victoria University Of Technology | Dc offset and im2 removal in direct conversion receivers |
US6339701B1 (en) * | 1998-06-17 | 2002-01-15 | Lucent Technologies, Inc. | Method and apparatus for extending the dynamic range of a frequency mixer |
US6125272A (en) * | 1998-09-25 | 2000-09-26 | Motorola, Inc. | Method and apparatus providing improved intermodulation distortion protection |
US6177836B1 (en) * | 1999-05-07 | 2001-01-23 | The Aerospace Corporation | Feed forward linearized traveling wave tube |
US6130548A (en) * | 1999-07-09 | 2000-10-10 | Motorola Inc. | Signal converting receiver having constant hysteresis, and method therefor |
CA2281236C (en) * | 1999-09-01 | 2010-02-09 | Tajinder Manku | Direct conversion rf schemes using a virtually generated local oscillator |
US6963734B2 (en) * | 1999-12-22 | 2005-11-08 | Parkervision, Inc. | Differential frequency down-conversion using techniques of universal frequency translation technology |
US7184724B1 (en) * | 2000-04-18 | 2007-02-27 | Microtune (Texas), L.P. | System and method for frequency translation using an image reject mixer |
US6668164B2 (en) * | 2000-06-01 | 2003-12-23 | Motorola, Inc. | Method and apparatus for reducing intermodulation distortion in a low current drain automatic gain control system |
US6563382B1 (en) * | 2000-10-10 | 2003-05-13 | International Business Machines Corporation | Linear variable gain amplifiers |
US6549074B2 (en) * | 2000-12-05 | 2003-04-15 | Nippon Telegraph And Telephone Corporation | Transconductance amplifier, filter using the transconductance amplifier and tuning circuitry for transconductance amplifier in the filter |
US20020123319A1 (en) * | 2001-03-01 | 2002-09-05 | Peterzell Paul E. | Direct conversion digital domain control |
US7010319B2 (en) * | 2001-01-19 | 2006-03-07 | Denso Corporation | Open-loop power control enhancement for blind rescue channel operation |
US6535725B2 (en) * | 2001-03-30 | 2003-03-18 | Skyworks Solutions, Inc. | Interference reduction for direct conversion receivers |
US7120410B2 (en) * | 2001-09-28 | 2006-10-10 | Broadcom Corporation | LNA gain adjustment in an RF receiver to compensate for intermodulation interference |
US6917328B2 (en) * | 2001-11-13 | 2005-07-12 | Rosum Corporation | Radio frequency device for receiving TV signals and GPS satellite signals and performing positioning |
US7299021B2 (en) * | 2001-12-28 | 2007-11-20 | Nokia Corporation | Method and apparatus for scaling the dynamic range of a receiver for continuously optimizing performance versus power consumption |
US6734736B2 (en) * | 2001-12-28 | 2004-05-11 | Texas Instruments Incorporated | Low power variable gain amplifier |
US7657241B2 (en) * | 2002-02-01 | 2010-02-02 | Qualcomm, Incorporated | Distortion reduction calibration |
US6794938B2 (en) * | 2002-03-19 | 2004-09-21 | The University Of North Carolina At Charlotte | Method and apparatus for cancellation of third order intermodulation distortion and other nonlinearities |
US6882834B1 (en) * | 2002-04-26 | 2005-04-19 | Analog Devices, Inc. | Direct conversion receiver apparatus |
US7277682B2 (en) * | 2002-05-16 | 2007-10-02 | Silicon Storage Technology, Inc. | RF passive mixer with DC offset tracking and local oscillator DC bias level-shifting network for reducing even-order distortion |
US7194022B2 (en) * | 2002-06-07 | 2007-03-20 | Nokia Corporation | Method and system having capacity-dependent baseband gain and coverage-capacity swapping in a multi-carrier base station transmitters |
US7058400B2 (en) * | 2002-06-14 | 2006-06-06 | Denso Corporation | Forward and reverse link channels dynamic processing gain |
US7058368B2 (en) * | 2002-06-27 | 2006-06-06 | Nortel Networks Limited | Adaptive feedforward noise cancellation circuit |
KR20050055762A (en) * | 2002-10-15 | 2005-06-13 | 시리픽 와이어레스 코퍼레이션 | Dc trimming circuit for radio frequency (rf) down-conversion |
US7313370B2 (en) * | 2002-12-27 | 2007-12-25 | Nokia Siemens Networks Oy | Intermodulation product cancellation in communications |
US7233774B2 (en) * | 2003-01-30 | 2007-06-19 | Broadcom Corporation | RF transceiver with compact stacked mixer design for multiple frequency conversion |
JP3934067B2 (en) * | 2003-02-06 | 2007-06-20 | 松下電器産業株式会社 | Attenuator switch and mobile phone terminal device using the same |
US7139546B1 (en) * | 2003-04-29 | 2006-11-21 | Ami Semiconductor, Inc. | Up-conversion of a down-converted baseband signal in a direct conversion architecture without the baseband signal passing through active elements |
CN1784826B (en) * | 2003-05-05 | 2011-11-30 | Nxp股份有限公司 | Multistage frequency conversion method, Multistage frequency conversion transmitter and receiver and transceiver |
US7197091B1 (en) * | 2003-05-06 | 2007-03-27 | Ami Semiconductor, Inc. | Direct conversion receiver with direct current offset correction circuitry |
DE10344876B3 (en) * | 2003-09-26 | 2005-05-19 | Infineon Technologies Ag | Signal processing device, in particular for mobile communications |
US7197291B2 (en) * | 2003-10-03 | 2007-03-27 | Motorola, Inc. | Multimode receiver and method for controlling signal interference |
US7206560B2 (en) * | 2003-12-30 | 2007-04-17 | Silicon Laboratories | Chopped intermediate frequency wireless receiver |
KR100519876B1 (en) * | 2004-01-30 | 2005-10-10 | 삼성전자주식회사 | Mixer Circuit used for Direct Conversion with improved IP2 and Direct Conversion Transceiver using the Mixer Circuit |
US7177613B2 (en) * | 2004-09-30 | 2007-02-13 | Texas Instruments Incorporated | Reducing noise and distortion in a receiver system |
US20060068746A1 (en) * | 2004-09-30 | 2006-03-30 | Nokia Corporation | Direct conversion receiver radio frequency integrated circuit |
US7680456B2 (en) * | 2005-02-16 | 2010-03-16 | Texas Instruments Incorporated | Methods and apparatus to perform signal removal in a low intermediate frequency receiver |
US7319849B2 (en) * | 2005-08-25 | 2008-01-15 | Microtune (Texas), L.P. | Radio-frequency tuner with differential converter |
US8050649B2 (en) * | 2005-08-30 | 2011-11-01 | Qualcomm Incorporated | Downconversion mixer with IM2 cancellation |
FI20055632A0 (en) * | 2005-11-30 | 2005-11-30 | Nokia Corp | Attenuation of a local oscillator leak in a radio transmitter |
US7546110B2 (en) * | 2006-03-17 | 2009-06-09 | Newport Media, Inc. | Low power highly linear RF downconverter |
CN101479956B (en) * | 2006-04-28 | 2013-07-31 | 大力系统有限公司 | High efficiency linearization power amplifier for wireless communication |
US7483687B2 (en) * | 2006-05-11 | 2009-01-27 | Frederic Carrez | Quadrature sub-harmonic frequency down-converter |
-
2005
- 2005-08-30 US US11/216,857 patent/US8050649B2/en active Active
-
2006
- 2006-08-30 KR KR1020087007721A patent/KR101009302B1/en active IP Right Grant
- 2006-08-30 WO PCT/US2006/033936 patent/WO2007027824A1/en active Application Filing
- 2006-08-30 JP JP2008529251A patent/JP4740332B2/en active Active
- 2006-08-30 EP EP06802655.8A patent/EP1920531B1/en active Active
- 2006-08-30 CN CN2006800401142A patent/CN101297474B/en active Active
- 2006-08-30 KR KR1020107019563A patent/KR101065231B1/en active IP Right Grant
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5752181A (en) | 1991-03-12 | 1998-05-12 | Watkins-Johnson Company | Method and apparatus for reducing inermodulation distortion in a mixer |
US20030007377A1 (en) | 2001-06-29 | 2003-01-09 | Shoji Otaka | Frequency converter and radio communication apparatus with the same |
US20040214547A1 (en) | 2003-04-28 | 2004-10-28 | Samsung Electronics Co., Ltd. | Circuit and method for receiving and mixing radio frequencies in a direct conversion receiver |
US20050140402A1 (en) | 2003-12-24 | 2005-06-30 | Sung Jin B. | Frequency converter |
Also Published As
Publication number | Publication date |
---|---|
US20070049215A1 (en) | 2007-03-01 |
EP1920531B1 (en) | 2014-05-21 |
US8050649B2 (en) | 2011-11-01 |
CN101297474A (en) | 2008-10-29 |
EP1920531A1 (en) | 2008-05-14 |
JP4740332B2 (en) | 2011-08-03 |
CN101297474B (en) | 2012-01-25 |
KR20080038256A (en) | 2008-05-02 |
JP2009506728A (en) | 2009-02-12 |
KR101065231B1 (en) | 2011-09-16 |
KR101009302B1 (en) | 2011-01-18 |
KR20100110385A (en) | 2010-10-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1920531B1 (en) | Downconversion mixer with im2 cancellation | |
JP2009506728A5 (en) | ||
Kim et al. | A 50-MHz–1-GHz 2.3-dB NF noise-cancelling balun-LNA employing a modified current-bleeding technique and balanced loads | |
Blaakmeer et al. | Wideband balun-LNA with simultaneous output balancing, noise-canceling and distortion-canceling | |
Bruccoleri et al. | Wide-band CMOS low-noise amplifier exploiting thermal noise canceling | |
JP4838308B2 (en) | Amplifier with active post-distortion linearization | |
US7889007B2 (en) | Differential amplifier with active post-distortion linearization | |
JP5389818B2 (en) | Low noise and low input capacitance differential MDSLNA | |
Kim et al. | A highly linear 1 GHz 1.3 dB NF CMOS low-noise amplifier with complementary transconductance linearization | |
TW200308151A (en) | Distortion reduction calibration | |
Elmala et al. | Calibration of phase and gain mismatches in Weaver image-reject receiver | |
WO2009026413A1 (en) | Active circuits with load linearization | |
Wu et al. | An interference-resilient wideband mixer-first receiver with LO leakage suppression and I/Q correlated orthogonal calibration | |
Manstretta | A broadband low-power low-noise active balun with second-order distortion cancellation | |
Shirmohammadi et al. | A linear wideband CMOS balun-LNA with balanced loads | |
US20080042742A1 (en) | Distortion Nulling for Single-Ended High Dynamic Range RF Amplifier | |
Bhat et al. | A 22-nm FDSOI CMOS low-noise active balun achieving<− 44-dBc HD3 up to 1.5-V pp output swing over 0.01–5.4-GHz for direct RF sampling applications | |
Yang et al. | Process/temperature variation tolerant precision signal strength indicator | |
Yang et al. | Precise RSSI with high process variation tolerance | |
Chen et al. | A CMOS differential noise cancelling low noise transconductance amplifier | |
US20240056043A1 (en) | Linear and bandwidth reconfigurable current buffer or amplifier | |
Poobuapheun | LNA and mixer designs for multi-band receiver front-ends | |
Wu et al. | A linearized wideband low noise amplifier in 65nm CMOS for multi-standard RF communication applications | |
Severo et al. | Design and Experimental Results | |
Nam et al. | A Wideband Sub-㎓ Receiver Front-end Supporting High Sensitivity and Selectivity Mode |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200680040114.2 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2006802655 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2008529251 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 539/MUMNP/2008 Country of ref document: IN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020087007721 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020107019563 Country of ref document: KR |