WO2007050312A3 - Low threshold voltage semiconductor device with dual threshold voltage control means - Google Patents

Low threshold voltage semiconductor device with dual threshold voltage control means Download PDF

Info

Publication number
WO2007050312A3
WO2007050312A3 PCT/US2006/039940 US2006039940W WO2007050312A3 WO 2007050312 A3 WO2007050312 A3 WO 2007050312A3 US 2006039940 W US2006039940 W US 2006039940W WO 2007050312 A3 WO2007050312 A3 WO 2007050312A3
Authority
WO
WIPO (PCT)
Prior art keywords
threshold voltage
semiconductor device
control means
dual
voltage control
Prior art date
Application number
PCT/US2006/039940
Other languages
French (fr)
Other versions
WO2007050312A2 (en
Inventor
Eduard A Carter
Matthew W Copel
Martin M Frank
Evgeni P Gousev
Paul C Jamison
Rajarao Jammy
Barry P Linder
Vijay Narayanan
Original Assignee
Ibm
Eduard A Carter
Matthew W Copel
Martin M Frank
Evgeni P Gousev
Paul C Jamison
Rajarao Jammy
Barry P Linder
Vijay Narayanan
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm, Eduard A Carter, Matthew W Copel, Martin M Frank, Evgeni P Gousev, Paul C Jamison, Rajarao Jammy, Barry P Linder, Vijay Narayanan filed Critical Ibm
Priority to EP06825854A priority Critical patent/EP1949447A4/en
Priority to CN2006800391795A priority patent/CN101563780B/en
Priority to JP2008537750A priority patent/JP5199104B2/en
Publication of WO2007050312A2 publication Critical patent/WO2007050312A2/en
Publication of WO2007050312A3 publication Critical patent/WO2007050312A3/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238Complementary field-effect transistors, e.g. CMOS
    • H01L21/823857Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51Insulating materials associated therewith
    • H01L29/511Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
    • H01L29/513Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28017Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158Making the insulator
    • H01L21/28238Making the insulator with sacrificial oxide
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238Complementary field-effect transistors, e.g. CMOS
    • H01L21/823807Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025Channel region of field-effect devices
    • H01L29/1029Channel region of field-effect devices of field-effect transistors
    • H01L29/1033Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • H01L29/105Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with vertical doping variation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/107Substrate region of field-effect devices
    • H01L29/1075Substrate region of field-effect devices of field-effect transistors
    • H01L29/1079Substrate region of field-effect devices of field-effect transistors with insulated gate
    • H01L29/1083Substrate region of field-effect devices of field-effect transistors with insulated gate with an inactive supplementary region, e.g. for preventing punch-through, improving capacity effect or leakage current
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51Insulating materials associated therewith
    • H01L29/517Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51Insulating materials associated therewith
    • H01L29/518Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28017Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158Making the insulator
    • H01L21/28167Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • H01L21/28194Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation by deposition, e.g. evaporation, ALD, CVD, sputtering, laser deposition
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568Lateral single gate silicon transistors
    • H01L29/66575Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
    • H01L29/6659Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7833Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's

Abstract

A semiconductor structure, particularly a pFET, which includes a dielectric material that has a dielectric constant of greater than that of SiO2 and a Ge or Si content of greater than 50% and at least one other means for threshold/flatband voltage tuning by material stack engineering is provided. The other means contemplated in the present invention include, for example, utilizing an insulating interlayer atop the dielectric for charge fixing and/or by forming an engineered channel region. The present invention also relates to a method of fabricating such a CMOS structure.
PCT/US2006/039940 2005-10-26 2006-10-12 Low threshold voltage semiconductor device with dual threshold voltage control means WO2007050312A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
EP06825854A EP1949447A4 (en) 2005-10-26 2006-10-12 Low threshold voltage semiconductor device with dual threshold voltage control means
CN2006800391795A CN101563780B (en) 2005-10-26 2006-10-12 Low threshold voltage semiconductor device with dual threshold voltage control means
JP2008537750A JP5199104B2 (en) 2005-10-26 2006-10-12 Low threshold voltage semiconductor device having dual threshold voltage control means

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/259,644 US7655994B2 (en) 2005-10-26 2005-10-26 Low threshold voltage semiconductor device with dual threshold voltage control means
US11/259,644 2005-10-26

Publications (2)

Publication Number Publication Date
WO2007050312A2 WO2007050312A2 (en) 2007-05-03
WO2007050312A3 true WO2007050312A3 (en) 2009-04-30

Family

ID=37968340

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2006/039940 WO2007050312A2 (en) 2005-10-26 2006-10-12 Low threshold voltage semiconductor device with dual threshold voltage control means

Country Status (7)

Country Link
US (2) US7655994B2 (en)
EP (1) EP1949447A4 (en)
JP (1) JP5199104B2 (en)
KR (1) KR101071793B1 (en)
CN (1) CN101563780B (en)
TW (1) TW200725888A (en)
WO (1) WO2007050312A2 (en)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7883949B2 (en) * 2006-06-29 2011-02-08 Cree, Inc Methods of forming silicon carbide switching devices including P-type channels
US20080272438A1 (en) * 2007-05-02 2008-11-06 Doris Bruce B CMOS Circuits with High-K Gate Dielectric
US8680629B2 (en) 2009-06-03 2014-03-25 International Business Machines Corporation Control of flatband voltages and threshold voltages in high-k metal gate stacks and structures for CMOS devices
US20100314695A1 (en) * 2009-06-10 2010-12-16 International Rectifier Corporation Self-aligned vertical group III-V transistor and method for fabricated same
US8274116B2 (en) 2009-11-16 2012-09-25 International Business Machines Corporation Control of threshold voltages in high-k metal gate stack and structures for CMOS devices
US8435878B2 (en) 2010-04-06 2013-05-07 International Business Machines Corporation Field effect transistor device and fabrication
EP2402999A1 (en) * 2010-06-29 2012-01-04 IHP GmbH-Innovations for High Performance Microelectronics / Leibniz-Institut für innovative Mikroelektronik Semiconductor component, method of producing a semiconductor component, semiconductor device
US8492247B2 (en) * 2010-08-17 2013-07-23 International Business Machines Corporation Programmable FETs using Vt-shift effect and methods of manufacture
JP5856827B2 (en) * 2010-12-09 2016-02-10 株式会社半導体エネルギー研究所 Semiconductor device
US8941112B2 (en) 2010-12-28 2015-01-27 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US20120313186A1 (en) * 2011-06-08 2012-12-13 Taiwan Semiconductor Manufacturing Company, Ltd. Polysilicon gate with nitrogen doped high-k dielectric and silicon dioxide
US8709883B2 (en) 2011-08-19 2014-04-29 Freescale Semiconductor, Inc. Implant for performance enhancement of selected transistors in an integrated circuit
TWI565062B (en) * 2011-09-26 2017-01-01 聯華電子股份有限公司 Semiconductor structure and fabrication method thereof
US9000568B2 (en) * 2011-09-26 2015-04-07 United Microelectronics Corp. Semiconductor structure and fabrication method thereof
CN104011867B (en) 2011-12-23 2016-12-07 英特尔公司 III-N material structure for gate recess transistor
US8890264B2 (en) 2012-09-26 2014-11-18 Intel Corporation Non-planar III-V field effect transistors with conformal metal gate electrode and nitrogen doping of gate dielectric interface
US8768271B1 (en) 2012-12-19 2014-07-01 Intel Corporation Group III-N transistors on nanoscale template structures
US8900952B2 (en) * 2013-03-11 2014-12-02 International Business Machines Corporation Gate stack including a high-k gate dielectric that is optimized for low voltage applications
CN103887163B (en) * 2014-04-03 2016-04-20 中国科学院半导体研究所 For the preparation method of SiC base MOS device gate dielectric membrane
CN108305898B (en) * 2017-01-12 2020-11-24 立锜科技股份有限公司 Metal oxide semiconductor element for improving threshold voltage slide and manufacturing method thereof
CN106653862A (en) * 2017-01-24 2017-05-10 京东方科技集团股份有限公司 Thin film transistor, array substrate and fabrication method for thin film transistor
JP6640762B2 (en) 2017-01-26 2020-02-05 株式会社東芝 Semiconductor device
US10629749B2 (en) * 2017-11-30 2020-04-21 Taiwan Semiconductor Manufacturing Co., Ltd. Method of treating interfacial layer on silicon germanium
CN110391285B (en) * 2018-04-23 2023-04-21 中芯国际集成电路制造(上海)有限公司 Semiconductor structure and forming method thereof

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040188762A1 (en) * 2003-03-24 2004-09-30 Yasuhiro Shimamoto Semiconductor device and manufacturing method thereof
US20050045938A1 (en) * 2003-08-29 2005-03-03 Semiconductor Leading Edge Technologies, Inc. Semiconductor device with silicon-germanium gate electrode and method for manufacturing thereof

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5763922A (en) * 1997-02-28 1998-06-09 Intel Corporation CMOS integrated circuit having PMOS and NMOS devices with different gate dielectric layers
US6541079B1 (en) 1999-10-25 2003-04-01 International Business Machines Corporation Engineered high dielectric constant oxide and oxynitride heterostructure gate dielectrics by an atomic beam deposition technique
US6531354B2 (en) * 2000-01-19 2003-03-11 North Carolina State University Lanthanum oxide-based gate dielectrics for integrated circuit field effect transistors
US7371633B2 (en) * 2001-02-02 2008-05-13 Samsung Electronics Co., Ltd. Dielectric layer for semiconductor device and method of manufacturing the same
JP2002299607A (en) * 2001-03-28 2002-10-11 Toshiba Corp Misfet and method of manufacturing the same
JP3773448B2 (en) * 2001-06-21 2006-05-10 松下電器産業株式会社 Semiconductor device
JP2003069011A (en) * 2001-08-27 2003-03-07 Hitachi Ltd Semiconductor device and method of manufacturing the same
JP2003124456A (en) * 2001-10-10 2003-04-25 Fujitsu Ltd Semiconductor device and manufacturing method thereof
JP4524995B2 (en) * 2003-03-25 2010-08-18 ルネサスエレクトロニクス株式会社 Semiconductor device
JP2005064317A (en) * 2003-08-18 2005-03-10 Semiconductor Leading Edge Technologies Inc Semiconductor device
JP2005085822A (en) * 2003-09-04 2005-03-31 Toshiba Corp Semiconductor device
JP4059183B2 (en) * 2003-10-07 2008-03-12 ソニー株式会社 Insulator thin film manufacturing method
JP2005191482A (en) * 2003-12-26 2005-07-14 Semiconductor Leading Edge Technologies Inc Semiconductor device and its manufacturing method
WO2005074037A1 (en) * 2004-01-28 2005-08-11 Nec Corporation Method for manufacturing semiconductor device
CN100524822C (en) * 2004-04-09 2009-08-05 东京毅力科创株式会社 Gate insulating film forming method, computer-readable storage medium, and computer program
US20050258491A1 (en) 2004-05-14 2005-11-24 International Business Machines Corporation Threshold and flatband voltage stabilization layer for field effect transistors with high permittivity gate oxides
JP4040602B2 (en) * 2004-05-14 2008-01-30 Necエレクトロニクス株式会社 Semiconductor device
US7105889B2 (en) 2004-06-04 2006-09-12 International Business Machines Corporation Selective implementation of barrier layers to achieve threshold voltage control in CMOS device fabrication with high k dielectrics
US8178902B2 (en) * 2004-06-17 2012-05-15 Infineon Technologies Ag CMOS transistor with dual high-k gate dielectric and method of manufacture thereof
US7475070B2 (en) 2005-01-14 2009-01-06 International Business Machines Corporation System and method for tree structure indexing that provides at least one constraint sequence to preserve query-equivalence between xml document structure match and subsequence match
US7407850B2 (en) * 2005-03-29 2008-08-05 Texas Instruments Incorporated N+ poly on high-k dielectric for semiconductor devices

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040188762A1 (en) * 2003-03-24 2004-09-30 Yasuhiro Shimamoto Semiconductor device and manufacturing method thereof
US20050045938A1 (en) * 2003-08-29 2005-03-03 Semiconductor Leading Edge Technologies, Inc. Semiconductor device with silicon-germanium gate electrode and method for manufacturing thereof

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP1949447A4 *

Also Published As

Publication number Publication date
KR20080068811A (en) 2008-07-24
JP2009514218A (en) 2009-04-02
CN101563780A (en) 2009-10-21
EP1949447A2 (en) 2008-07-30
US20080182389A1 (en) 2008-07-31
US20070090471A1 (en) 2007-04-26
US7655994B2 (en) 2010-02-02
KR101071793B1 (en) 2011-10-11
TW200725888A (en) 2007-07-01
US7858500B2 (en) 2010-12-28
CN101563780B (en) 2012-08-22
EP1949447A4 (en) 2009-11-11
WO2007050312A2 (en) 2007-05-03
JP5199104B2 (en) 2013-05-15

Similar Documents

Publication Publication Date Title
WO2007050312A3 (en) Low threshold voltage semiconductor device with dual threshold voltage control means
WO2006115894A3 (en) Using metal/metal nitride bilayers as gate electrodes in self-aligned aggressively scaled cmos devices
US8273618B2 (en) Formation of high-K gate stacks in semiconductor devices
WO2007012490A3 (en) Semiconductor component with a drift region and with a drift control region
TW200739819A (en) Semiconductor device, and method for manufacturing the same
US8658501B2 (en) Method and apparatus for flatband voltage tuning of high-k field effect transistors
WO2007087127A3 (en) Introduction of metal impurity to change workfunction of conductive electrodes
WO2005122286A3 (en) Selective implementation of barrier layers to achieve threshold voltage control in cmos device fabrication with high k dielectrics
WO2005094299A3 (en) Improved cmos transistors and methods of forming same
WO2003100835A3 (en) Gate oxide process methods for high performance mos transistors by reducing remote scattering
WO2007073400A3 (en) Improved mosfet using gate work function engineering for switching applications
TW200733387A (en) Dual metal gate self-aligned integration
WO2009032230A3 (en) A cmos device having gate insulation layers of different type and thickness and method of forming the same
WO2007024984A3 (en) High performance mosfet comprising a stressed gate metal silicide layer and method of fabricating the same
WO2006066265A3 (en) Drain extended pmos transistors and methods for making the same
WO2009072421A1 (en) Cmos semiconductor device and method for manufacturing the same
WO2008076527A3 (en) Insulated gate for group iii-v devices
WO2009051663A3 (en) Transistor device and method
TW200611306A (en) Semiconductor device and method for forming the same
TWI256734B (en) Low temperature nitridation of amorphous high-k metal-oxide in inter-gates insulator stack
TW200723407A (en) MOS transistor with better short channel effect control and corresponding manufacturing method
Tezuka et al. Selectively-formed high mobility SiGe-on-Insulator pMOSFETs with Ge-rich strained surface channels using local condensation technique
WO2007038645A3 (en) Electrostatic protection systems and methods
TW200737357A (en) Semiconductor structure and method of fabricating thereof
TW200739803A (en) Asymmetric semiconductor device structure with improved reliability

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200680039179.5

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 1020087009598

Country of ref document: KR

ENP Entry into the national phase

Ref document number: 2008537750

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2006825854

Country of ref document: EP