WO2007061482A3 - Memory interface to bridge memory buses - Google Patents
Memory interface to bridge memory buses Download PDFInfo
- Publication number
- WO2007061482A3 WO2007061482A3 PCT/US2006/034831 US2006034831W WO2007061482A3 WO 2007061482 A3 WO2007061482 A3 WO 2007061482A3 US 2006034831 W US2006034831 W US 2006034831W WO 2007061482 A3 WO2007061482 A3 WO 2007061482A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- memory
- interface
- bridge
- buses
- memory interface
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/021—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in voltage or current generators
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/022—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in I/O circuitry
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/028—Detection or location of defective auxiliary circuits, e.g. defective refresh counters with adaption or trimming of parameters
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
- G11C5/04—Supports for storage elements, e.g. memory modules; Mounting or fixing of storage elements on such supports
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
Abstract
A memory interface to bridge a parallel memory bus and a serial memory bus. One embodiment includes a printed circuit board, comprising: at least one memory interface buffer chip to connect an advanced memory buffer (AMB) interface and one or more non-fully buffered memory modules.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP06803101A EP1949380A2 (en) | 2005-11-16 | 2006-09-08 | Memory interface to bridge memory buses |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/281,211 | 2005-11-16 | ||
US11/281,211 US7368950B2 (en) | 2005-11-16 | 2005-11-16 | High speed transceiver with low power consumption |
US11/277,650 US7558124B2 (en) | 2005-11-16 | 2006-03-28 | Memory interface to bridge memory buses |
US11/277,650 | 2006-03-28 | ||
US11/463,822 US7577039B2 (en) | 2005-11-16 | 2006-08-10 | Memory interface to bridge memory buses |
US11/463,822 | 2006-08-10 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2007061482A2 WO2007061482A2 (en) | 2007-05-31 |
WO2007061482A3 true WO2007061482A3 (en) | 2009-04-16 |
Family
ID=38067685
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2006/034831 WO2007061482A2 (en) | 2005-11-16 | 2006-09-08 | Memory interface to bridge memory buses |
Country Status (4)
Country | Link |
---|---|
US (1) | US7577039B2 (en) |
EP (1) | EP1949380A2 (en) |
TW (1) | TW200741461A (en) |
WO (1) | WO2007061482A2 (en) |
Families Citing this family (65)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6464628B1 (en) | 1999-08-12 | 2002-10-15 | Obtech Medical Ag | Mechanical anal incontinence |
US6471635B1 (en) * | 2000-02-10 | 2002-10-29 | Obtech Medical Ag | Anal incontinence disease treatment with controlled wireless energy supply |
ATE295136T1 (en) | 2000-02-10 | 2005-05-15 | Potencia Medical Ag | MECHANICAL DEVICE FOR TREATING IMPOTENCY |
CN1698552B (en) | 2000-02-10 | 2010-05-12 | 厄罗洛吉卡股份公司 | Controlled urinary incontinence treatment |
BR0108142B1 (en) | 2000-02-11 | 2009-01-13 | apparatus for the controlled treatment of impotence. | |
ATE296071T1 (en) | 2000-02-14 | 2005-06-15 | Potencia Medical Ag | PENIS PROSTHESIS |
CN1196451C (en) | 2000-02-14 | 2005-04-13 | 波滕西亚医疗公司 | Male impotence prosthesis apparatus with wireless energy supply |
FR2896077B1 (en) * | 2006-01-11 | 2008-02-22 | Bull Sa Sa | CARD ARRANGEMENT WITH TOTALLY BUFFERIZED MEMORY MODULES AND USE OF A CHIP BETWEEN TWO CONSECUTIVE MODULES |
US7793043B2 (en) * | 2006-08-24 | 2010-09-07 | Hewlett-Packard Development Company, L.P. | Buffered memory architecture |
US7694031B2 (en) * | 2006-10-31 | 2010-04-06 | Globalfoundries Inc. | Memory controller including a dual-mode memory interconnect |
US7861140B2 (en) * | 2006-10-31 | 2010-12-28 | Globalfoundries Inc. | Memory system including asymmetric high-speed differential memory interconnect |
US20080104352A1 (en) * | 2006-10-31 | 2008-05-01 | Advanced Micro Devices, Inc. | Memory system including a high-speed serial buffer |
US20080133864A1 (en) * | 2006-12-01 | 2008-06-05 | Jonathan Randall Hinkle | Apparatus, system, and method for caching fully buffered memory |
WO2008070138A2 (en) | 2006-12-05 | 2008-06-12 | Rambus Inc. | Methods and circuits for asymmetric distribution of channel equalization between transceiver devices |
US7564722B2 (en) * | 2007-01-22 | 2009-07-21 | Micron Technology, Inc. | Memory system and method having volatile and non-volatile memory devices at same hierarchical level |
EP2143107B1 (en) * | 2007-04-12 | 2017-03-22 | Rambus Inc. | Memory system with point-to-point request interconnect |
US8151009B2 (en) * | 2007-04-25 | 2012-04-03 | Hewlett-Packard Development Company, L.P. | Serial connection external interface from printed circuit board translation to parallel memory protocol |
US8102671B2 (en) * | 2007-04-25 | 2012-01-24 | Hewlett-Packard Development Company, L.P. | Serial connection external interface riser cards avoidance of abutment of parallel connection external interface memory modules |
US7739441B1 (en) * | 2007-04-30 | 2010-06-15 | Hewlett-Packard Development Company, L.P. | Communicating between a native fully buffered dual in-line memory module protocol and a double data rate synchronous dynamic random access memory protocol |
US9405339B1 (en) | 2007-04-30 | 2016-08-02 | Hewlett Packard Enterprise Development Lp | Power controller |
US7996602B1 (en) | 2007-04-30 | 2011-08-09 | Hewlett-Packard Development Company, L.P. | Parallel memory device rank selection |
US7711887B1 (en) * | 2007-04-30 | 2010-05-04 | Hewlett-Packard Development Company, L.P. | Employing a native fully buffered dual in-line memory module protocol to write parallel protocol memory module channels |
US7511644B2 (en) * | 2007-07-20 | 2009-03-31 | Micron Technology, Inc. | Variable resistance logic |
US20090027844A1 (en) * | 2007-07-23 | 2009-01-29 | Hau Jiun Chen | Translator for supporting different memory protocols |
US7818497B2 (en) * | 2007-08-31 | 2010-10-19 | International Business Machines Corporation | Buffered memory module supporting two independent memory channels |
US7899983B2 (en) * | 2007-08-31 | 2011-03-01 | International Business Machines Corporation | Buffered memory module supporting double the memory device data width in the same physical space as a conventional memory module |
US7865674B2 (en) * | 2007-08-31 | 2011-01-04 | International Business Machines Corporation | System for enhancing the memory bandwidth available through a memory module |
US8086936B2 (en) | 2007-08-31 | 2011-12-27 | International Business Machines Corporation | Performing error correction at a memory device level that is transparent to a memory channel |
US7861014B2 (en) * | 2007-08-31 | 2010-12-28 | International Business Machines Corporation | System for supporting partial cache line read operations to a memory module to reduce read data traffic on a memory channel |
US7840748B2 (en) * | 2007-08-31 | 2010-11-23 | International Business Machines Corporation | Buffered memory module with multiple memory device data interface ports supporting double the memory capacity |
US8082482B2 (en) | 2007-08-31 | 2011-12-20 | International Business Machines Corporation | System for performing error correction operations in a memory hub device of a memory module |
US8019919B2 (en) | 2007-09-05 | 2011-09-13 | International Business Machines Corporation | Method for enhancing the memory bandwidth available through a memory module |
WO2010042045A1 (en) | 2008-10-10 | 2010-04-15 | Milux Holding S.A. | A system, an apparatus, and a method for treating a sexual dysfunctional female patient |
US7925826B2 (en) * | 2008-01-24 | 2011-04-12 | International Business Machines Corporation | System to increase the overall bandwidth of a memory channel by allowing the memory channel to operate at a frequency independent from a memory device frequency |
US7930469B2 (en) * | 2008-01-24 | 2011-04-19 | International Business Machines Corporation | System to provide memory system power reduction without reducing overall memory system performance |
US7770077B2 (en) * | 2008-01-24 | 2010-08-03 | International Business Machines Corporation | Using cache that is embedded in a memory hub to replace failed memory cells in a memory subsystem |
US8140936B2 (en) | 2008-01-24 | 2012-03-20 | International Business Machines Corporation | System for a combined error correction code and cyclic redundancy check code for a memory channel |
US7925825B2 (en) * | 2008-01-24 | 2011-04-12 | International Business Machines Corporation | System to support a full asynchronous interface within a memory hub device |
US7925824B2 (en) * | 2008-01-24 | 2011-04-12 | International Business Machines Corporation | System to reduce latency by running a memory channel frequency fully asynchronous from a memory device frequency |
US7930470B2 (en) * | 2008-01-24 | 2011-04-19 | International Business Machines Corporation | System to enable a memory hub device to manage thermal conditions at a memory device level transparent to a memory controller |
WO2009096851A1 (en) * | 2008-01-28 | 2009-08-06 | Milux Holding Sa | A drainage device comprising a filter cleaning device |
WO2009096861A1 (en) | 2008-01-29 | 2009-08-06 | Milux Holding Sa | Methods and instruments for treating obesity and gastroesophageal reflux disease |
US20090307417A1 (en) * | 2008-06-06 | 2009-12-10 | Qimonda Ag | Integrated buffer device |
EP3689318A1 (en) | 2008-10-10 | 2020-08-05 | MedicalTree Patent Ltd. | Heart help device and system |
US10219898B2 (en) | 2008-10-10 | 2019-03-05 | Peter Forsell | Artificial valve |
US8600510B2 (en) | 2008-10-10 | 2013-12-03 | Milux Holding Sa | Apparatus, system and operation method for the treatment of female sexual dysfunction |
AU2009302955B2 (en) | 2008-10-10 | 2017-01-05 | Implantica Patent Ltd. | Fastening means for implantable medical control assembly |
CA3004075C (en) | 2008-10-10 | 2020-06-02 | Medicaltree Patent Ltd. | Heart help device, system, and method |
US10952836B2 (en) | 2009-07-17 | 2021-03-23 | Peter Forsell | Vaginal operation method for the treatment of urinary incontinence in women |
US9949812B2 (en) | 2009-07-17 | 2018-04-24 | Peter Forsell | Vaginal operation method for the treatment of anal incontinence in women |
US8694721B2 (en) * | 2011-04-11 | 2014-04-08 | Inphi Corporation | Memory buffer with one or more auxiliary interfaces |
US9170878B2 (en) | 2011-04-11 | 2015-10-27 | Inphi Corporation | Memory buffer with data scrambling and error correction |
US9323458B2 (en) * | 2011-04-11 | 2016-04-26 | Inphi Corporation | Memory buffer with one or more auxiliary interfaces |
US8639918B2 (en) | 2011-08-31 | 2014-01-28 | Dell Products L.P. | Memory compatibility system and method |
US9368164B2 (en) * | 2012-11-26 | 2016-06-14 | Rambus Inc. | Data independent periodic calibration using per-pin VREF correction technique for single-ended signaling |
US9411774B2 (en) * | 2013-04-23 | 2016-08-09 | Arm Limited | Memory access control |
TWI616756B (en) * | 2013-07-30 | 2018-03-01 | National Taiwan University Of Science And Technology | Serial-parallel interface circuit with nonvolatile memory |
US9141541B2 (en) | 2013-09-20 | 2015-09-22 | Advanced Micro Devices, Inc. | Nested channel address interleaving |
EP3058571A1 (en) * | 2013-10-15 | 2016-08-24 | Rambus Inc. | Load reduced memory module |
US9606944B2 (en) * | 2014-03-20 | 2017-03-28 | International Business Machines Corporation | System and method for computer memory with linked paths |
JP6855467B2 (en) * | 2015-06-16 | 2021-04-07 | 趙 依軍ZHAO, Yijun | Indoor wifi network and internet of things system |
US10459855B2 (en) | 2016-07-01 | 2019-10-29 | Intel Corporation | Load reduced nonvolatile memory interface |
US10095421B2 (en) | 2016-10-21 | 2018-10-09 | Advanced Micro Devices, Inc. | Hybrid memory module bridge network and buffers |
US10140222B1 (en) | 2017-07-06 | 2018-11-27 | Micron Technology, Inc. | Interface components |
CN111984558A (en) * | 2019-05-22 | 2020-11-24 | 澜起科技股份有限公司 | Data conversion control device, storage device, and memory system |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6154802A (en) * | 1998-04-17 | 2000-11-28 | Adaptec, Inc. | Redundant bus bridge systems and methods using separately-powered bus bridges |
US6393504B1 (en) * | 1994-07-05 | 2002-05-21 | Monolithic System Technology, Inc. | Dynamic address mapping and redundancy in a modular memory device |
US6404223B1 (en) * | 2001-01-22 | 2002-06-11 | Mayo Foundation For Medical Education And Research | Self-terminating current mirror transceiver logic |
US20030080786A1 (en) * | 2001-10-27 | 2003-05-01 | Koninklijke Philips Electronics N.V. | Balanced transconductor and electronic device |
US20030206476A1 (en) * | 2002-05-06 | 2003-11-06 | Micron Technology, Inc. | Low power consumption memory device having row-to-column short |
US20040236877A1 (en) * | 1997-12-17 | 2004-11-25 | Lee A. Burton | Switch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices in a fully buffered dual in-line memory module format (FB-DIMM) |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5032744A (en) | 1989-10-31 | 1991-07-16 | Vlsi Technology, Inc. | High speed comparator with offset cancellation |
US5430859A (en) | 1991-07-26 | 1995-07-04 | Sundisk Corporation | Solid state memory system including plural memory chips and a serialized bus |
CN1075690C (en) | 1991-11-07 | 2001-11-28 | 摩托罗拉公司 | Mixed signal processing system and method for powering same |
FR2736224B1 (en) | 1995-06-28 | 1997-09-05 | Sgs Thomson Microelectronics | PROTECTION OF AN AUDIO / VIDEO DATA INTERCONNECTION BUS FROM SHORT CIRCUITS |
US5684429A (en) | 1995-09-14 | 1997-11-04 | Ncr Corporation | CMOS gigabit serial link differential transmitter and receiver |
US6157231A (en) | 1999-03-19 | 2000-12-05 | Credence System Corporation | Delay stabilization system for an integrated circuit |
US6215727B1 (en) * | 2000-04-04 | 2001-04-10 | Intel Corporation | Method and apparatus for utilizing parallel memory in a serial memory system |
US6518906B2 (en) | 2000-07-25 | 2003-02-11 | Agere Systems Guardian Corp. | Use of current folding to improve the performance of a current -steered DAC operating at low supply voltage |
US6317352B1 (en) | 2000-09-18 | 2001-11-13 | Intel Corporation | Apparatus for implementing a buffered daisy chain connection between a memory controller and memory modules |
US6820163B1 (en) | 2000-09-18 | 2004-11-16 | Intel Corporation | Buffering data transfer between a chipset and memory modules |
US6779075B2 (en) * | 2001-05-15 | 2004-08-17 | Leadtek Research Inc. | DDR and QDR converter and interface card, motherboard and memory module interface using the same |
US6839718B2 (en) | 2002-05-01 | 2005-01-04 | Sun Microsystems, Inc. | Configurable persistence in applets |
DE10255685B3 (en) | 2002-11-28 | 2004-07-29 | Infineon Technologies Ag | Clock synchronization circuit |
US7286572B2 (en) | 2003-01-10 | 2007-10-23 | Sierra Monolithics, Inc. | Highly integrated, high-speed, low-power serdes and systems |
US6830470B1 (en) | 2003-06-20 | 2004-12-14 | Intel Corporation | Electrical device connector |
US7145359B2 (en) | 2004-06-28 | 2006-12-05 | Silicon Laboratories Inc. | Multiple signal format output buffer |
US20060095620A1 (en) * | 2004-10-29 | 2006-05-04 | International Business Machines Corporation | System, method and storage medium for merging bus data in a memory subsystem |
US20060195631A1 (en) | 2005-01-31 | 2006-08-31 | Ramasubramanian Rajamani | Memory buffers for merging local data from memory modules |
US7590796B2 (en) | 2006-07-31 | 2009-09-15 | Metaram, Inc. | System and method for power management in memory systems |
US7685392B2 (en) | 2005-11-28 | 2010-03-23 | International Business Machines Corporation | Providing indeterminate read data latency in a memory system |
US7793043B2 (en) * | 2006-08-24 | 2010-09-07 | Hewlett-Packard Development Company, L.P. | Buffered memory architecture |
US7644216B2 (en) * | 2007-04-16 | 2010-01-05 | International Business Machines Corporation | System and method for providing an adapter for re-use of legacy DIMMS in a fully buffered memory environment |
US8151009B2 (en) * | 2007-04-25 | 2012-04-03 | Hewlett-Packard Development Company, L.P. | Serial connection external interface from printed circuit board translation to parallel memory protocol |
US20090027844A1 (en) * | 2007-07-23 | 2009-01-29 | Hau Jiun Chen | Translator for supporting different memory protocols |
-
2006
- 2006-08-10 US US11/463,822 patent/US7577039B2/en active Active
- 2006-09-08 WO PCT/US2006/034831 patent/WO2007061482A2/en active Application Filing
- 2006-09-08 EP EP06803101A patent/EP1949380A2/en not_active Withdrawn
- 2006-11-15 TW TW095142230A patent/TW200741461A/en unknown
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6393504B1 (en) * | 1994-07-05 | 2002-05-21 | Monolithic System Technology, Inc. | Dynamic address mapping and redundancy in a modular memory device |
US20040236877A1 (en) * | 1997-12-17 | 2004-11-25 | Lee A. Burton | Switch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices in a fully buffered dual in-line memory module format (FB-DIMM) |
US6154802A (en) * | 1998-04-17 | 2000-11-28 | Adaptec, Inc. | Redundant bus bridge systems and methods using separately-powered bus bridges |
US6404223B1 (en) * | 2001-01-22 | 2002-06-11 | Mayo Foundation For Medical Education And Research | Self-terminating current mirror transceiver logic |
US20030080786A1 (en) * | 2001-10-27 | 2003-05-01 | Koninklijke Philips Electronics N.V. | Balanced transconductor and electronic device |
US20030206476A1 (en) * | 2002-05-06 | 2003-11-06 | Micron Technology, Inc. | Low power consumption memory device having row-to-column short |
Also Published As
Publication number | Publication date |
---|---|
TW200741461A (en) | 2007-11-01 |
EP1949380A2 (en) | 2008-07-30 |
WO2007061482A2 (en) | 2007-05-31 |
US20070162670A1 (en) | 2007-07-12 |
US7577039B2 (en) | 2009-08-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2007061482A3 (en) | Memory interface to bridge memory buses | |
WO2007061467A3 (en) | Memory interface to bridge memory buses | |
WO2004008817A3 (en) | A multi-configuration processor-memory device | |
EP1489657A4 (en) | Semiconductor chip mounting board, its manufacturing method, and semiconductor module | |
EP2393086A3 (en) | Memory module with reduced access granularity | |
WO2007022446A3 (en) | Electronic device having an interface supported testing mode | |
WO2009072134A3 (en) | Bus enhanced network on chip | |
WO2007038225A3 (en) | A memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology | |
EP1845665A3 (en) | Electronic control unit with a plurality of control circuits | |
WO2008039886A3 (en) | Main memory in a system with a memory controller configured to control access to non-volatile memory, and related technologies | |
TWI255993B (en) | Efficient connection between modules of removable electronic circuit cards | |
WO2007079006A3 (en) | Connection verification technique | |
TW200723788A (en) | Single chip multimode baseband processing circuitry with a shared radio interface | |
WO2009055103A3 (en) | Low-power source-synchronous signaling | |
WO2003038646A3 (en) | Microcomputer bridge architecture with an embedded microcontroller | |
WO2008106152A3 (en) | Electronic component socket and methods for making and using the same | |
EP1630707B8 (en) | Element arrangement check device and printed circuit board design device | |
AU2003260848A1 (en) | Interface integrated circuit device for a usb connection | |
EP2046107A4 (en) | Circuit board device, electronic device provided with the circuit board device and gnd connecting method | |
TW200712841A (en) | Processor configuration architecture of multi-processor system | |
DK1474749T3 (en) | Supplementary command bus for a computer | |
GB2417836B (en) | Circuit module system and method | |
TW200737109A (en) | Display module | |
EP1821368A4 (en) | Connector between substrates, and circuit board device using connector between substrates | |
WO2008027508A3 (en) | Framebuffer sharing for video processing |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2006803101 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |