WO2007076097A3 - Apparatus and method for compensating digital input delays in an intelligent electronic device - Google Patents

Apparatus and method for compensating digital input delays in an intelligent electronic device Download PDF

Info

Publication number
WO2007076097A3
WO2007076097A3 PCT/US2006/049197 US2006049197W WO2007076097A3 WO 2007076097 A3 WO2007076097 A3 WO 2007076097A3 US 2006049197 W US2006049197 W US 2006049197W WO 2007076097 A3 WO2007076097 A3 WO 2007076097A3
Authority
WO
WIPO (PCT)
Prior art keywords
electronic device
digital input
intelligent electronic
compensating
delay
Prior art date
Application number
PCT/US2006/049197
Other languages
French (fr)
Other versions
WO2007076097A2 (en
Inventor
Bai-Lin Qin
Max B Ryan
Daniel P Dwyer
Carl V Mattoon
Original Assignee
Schweitzer Engineering Lab Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Schweitzer Engineering Lab Inc filed Critical Schweitzer Engineering Lab Inc
Priority to MX2007013193A priority Critical patent/MX2007013193A/en
Priority to CA2604080A priority patent/CA2604080C/en
Publication of WO2007076097A2 publication Critical patent/WO2007076097A2/en
Publication of WO2007076097A3 publication Critical patent/WO2007076097A3/en

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R19/00Arrangements for measuring currents or voltages or for indicating presence or sign thereof
    • G01R19/25Arrangements for measuring currents or voltages or for indicating presence or sign thereof using digital measurement techniques
    • G01R19/2513Arrangements for monitoring electric power systems, e.g. power lines or loads; Logging

Abstract

An apparatus and method for compensating digital input delay in an intelligent electronic device is provided. A method is provided which provides for accurate SER data recording while facilitating the reduction of processing burden on the IED and optimization of system performance during the processing of SER data flow. An apparatus is further provided which generally includes a time delay element coupled to a sequential events recorder for compensating for delay in communication of a data signal such that the sequential events recorder records a compensated time for a select event based on the clock and the time delay. An apparatus is provided which includes an edge detection element for detecting either a rising or falling edge from the data signal.
PCT/US2006/049197 2005-12-23 2006-12-22 Apparatus and method for compensating digital input delays in an intelligent electronic device WO2007076097A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
MX2007013193A MX2007013193A (en) 2005-12-23 2006-12-22 Apparatus and method for compensating digital input delays in an intelligent electronic device.
CA2604080A CA2604080C (en) 2005-12-23 2006-12-22 Apparatus and method for compensating digital input delays in an intelligent electronic device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US75371005P 2005-12-23 2005-12-23
US60/753,710 2005-12-23

Publications (2)

Publication Number Publication Date
WO2007076097A2 WO2007076097A2 (en) 2007-07-05
WO2007076097A3 true WO2007076097A3 (en) 2008-05-02

Family

ID=38218703

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2006/049197 WO2007076097A2 (en) 2005-12-23 2006-12-22 Apparatus and method for compensating digital input delays in an intelligent electronic device

Country Status (4)

Country Link
US (1) US7698582B2 (en)
CA (1) CA2604080C (en)
MX (1) MX2007013193A (en)
WO (1) WO2007076097A2 (en)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9063181B2 (en) * 2006-12-29 2015-06-23 Electro Industries/Gauge Tech Memory management for an intelligent electronic device
US9885739B2 (en) 2006-12-29 2018-02-06 Electro Industries/Gauge Tech Intelligent electronic device capable of operating as a USB master device and a USB slave device
US7877169B2 (en) * 2007-08-21 2011-01-25 Electro Industries/ Gauge Tech System and method for synchronizing an auxiliary electrical generator to an electrical system
US9136711B2 (en) 2007-08-21 2015-09-15 Electro Industries/Gauge Tech System and method for synchronizing multiple generators with an electrical power distribution system
MX2010002163A (en) * 2007-09-28 2010-06-02 Schweitzer Engineering Lab Inc Amplitude and phase comparators for line protection.
US20090088990A1 (en) * 2007-09-30 2009-04-02 Schweitzer Iii Edmund O Synchronized phasor processor for a power system
US8234331B2 (en) * 2008-02-01 2012-07-31 Honeywell International Inc. System and method for shielding open process control client applications from bad quality initial data
US20130297840A1 (en) 2009-12-01 2013-11-07 Electro Industries/Gaugetech Intelligent electronic device capable of operating as a usb master device and a usb slave device
WO2011075423A1 (en) * 2009-12-17 2011-06-23 Analog Devices, Inc. Transitioning digital data processors between power savings and non-power savings modes
US20120198101A1 (en) * 2011-01-27 2012-08-02 Brewster Porcella Mobile device peripheral detection with independent state machines
EP2681822B1 (en) 2011-03-03 2019-07-03 ABB Schweiz AG A control device for controlling a circuit breaker, and methods
KR101268712B1 (en) * 2011-09-29 2013-05-28 한국전력공사 System and method for detecting power quality abnormal waveform of the electric power distribution system
US8880368B2 (en) * 2012-06-21 2014-11-04 Schweitzer Engineering Laboratories, Inc. Electric power system waveform search
US9280509B2 (en) * 2012-06-29 2016-03-08 Intel Corporation Data interface sleep mode logic
EP2878058B1 (en) 2012-07-27 2020-08-12 San Diego Gas&Electric Company System for detecting a falling electric power conductor and related methods
JP5677386B2 (en) * 2012-08-30 2015-02-25 京セラドキュメントソリューションズ株式会社 Image forming apparatus
CN104597822B (en) * 2013-10-31 2017-05-17 施耐德电器工业公司 Digital input line break detection method and circuit
US9927470B2 (en) 2014-05-22 2018-03-27 Electro Industries/Gauge Tech Intelligent electronic device having a memory structure for preventing data loss upon power loss
US9484899B2 (en) * 2014-09-24 2016-11-01 Dialog Semiconductor (Uk) Limited Debounce circuit with dynamic time base adjustment for a digital system
CN106097142B (en) * 2016-06-15 2019-12-06 国网江西省电力科学研究院 distribution transformer alternate sequence automatic generation and evaluation method based on directed graph
US9680458B1 (en) 2016-08-11 2017-06-13 Schweitzer Engineering Laboratories, Inc. Input-controlled multiple threshold debounce system
AT520063A1 (en) * 2017-06-02 2018-12-15 Omicron Energy Solutions Gmbh Checking a power transmission network and locating a fault in a power transmission cable
GB2584279B (en) * 2019-05-23 2021-10-20 Synaptec Ltd Methods and apparatus for time-stamping a signal
US11128481B2 (en) * 2018-10-08 2021-09-21 Schweitzer Engineering Laboratories, Inc. Hardware accelerated communication frame
CN109546553A (en) * 2019-01-23 2019-03-29 南昌市光辉电力科技有限公司 A kind of 10KV high pressure measurement apparatus for descending of energy self-healing
USD939988S1 (en) 2019-09-26 2022-01-04 Electro Industries/Gauge Tech Electronic power meter
US11550285B1 (en) * 2021-06-30 2023-01-10 Schweitzer Engineering Laboratories, Inc. Systems and methods for enabling a maintenance mode of protection devices in digital secondary systems
US11831529B2 (en) 2022-02-04 2023-11-28 Schweitzer Engineering Laboratories, Inc. Redundant generic object oriented substation event (GOOSE) messages

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5315539A (en) * 1992-09-24 1994-05-24 Xerox Corporation Method and apparatus for debouncing signals
US6363025B1 (en) * 1991-08-21 2002-03-26 Micron Technology, Inc. Power up initialization circuit responding to an input signal
US20030220752A1 (en) * 1997-02-12 2003-11-27 Power Measurement Ltd. Apparatus and system for protection, control, and management of electricity distribution systems using time synchronization
US20050273281A1 (en) * 2003-02-07 2005-12-08 Wall Daniel J System and method for power quality analytics
US6975695B1 (en) * 2001-04-30 2005-12-13 Cypress Semiconductor Corp. Circuit for correction of differential signal path delays in a PLL

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4545029A (en) * 1981-09-11 1985-10-01 Leeds & Northrup Company Remote correlation of sequence of events
US5208545A (en) * 1991-03-27 1993-05-04 Schweitzer Engineering Laboratories Inc. Apparatus and method for eliminating phase skew in a multi-channel data acquisition system
US5680324A (en) * 1995-04-07 1997-10-21 Schweitzer Engineering Laboratories, Inc. Communications processor for electric power substations
DE19716314A1 (en) * 1997-04-18 1998-10-22 Alsthom Cge Alcatel Method and device for adding signals present as samples
US6429785B1 (en) * 1999-01-08 2002-08-06 Siemens Power Transmission & Distribution Inc. Revenue meter having precision time clock
US6633825B2 (en) * 2001-06-29 2003-10-14 Siemens Power Transmission & Distribution, Inc. Automatic calibration of time keeping for utility meters
US6639413B2 (en) * 2001-07-06 2003-10-28 Schweitzer Engineering Laboratories, Inc. System and method for calibration of data in an electric power monitoring system
US6859742B2 (en) * 2001-07-12 2005-02-22 Landis+Gyr Inc. Redundant precision time keeping for utility meters
US7272201B2 (en) * 2003-08-20 2007-09-18 Schweitzer Engineering Laboratories, Inc. System for synchronous sampling and time-of-day clocking using an encoded time signal
US7398411B2 (en) * 2005-05-12 2008-07-08 Schweitzer Engineering Laboratories, Inc. Self-calibrating time code generator

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6363025B1 (en) * 1991-08-21 2002-03-26 Micron Technology, Inc. Power up initialization circuit responding to an input signal
US5315539A (en) * 1992-09-24 1994-05-24 Xerox Corporation Method and apparatus for debouncing signals
US20030220752A1 (en) * 1997-02-12 2003-11-27 Power Measurement Ltd. Apparatus and system for protection, control, and management of electricity distribution systems using time synchronization
US6975695B1 (en) * 2001-04-30 2005-12-13 Cypress Semiconductor Corp. Circuit for correction of differential signal path delays in a PLL
US20050273281A1 (en) * 2003-02-07 2005-12-08 Wall Daniel J System and method for power quality analytics

Also Published As

Publication number Publication date
US20070150214A1 (en) 2007-06-28
CA2604080C (en) 2014-02-11
MX2007013193A (en) 2008-01-16
US7698582B2 (en) 2010-04-13
WO2007076097A2 (en) 2007-07-05
CA2604080A1 (en) 2007-07-05

Similar Documents

Publication Publication Date Title
WO2007076097A3 (en) Apparatus and method for compensating digital input delays in an intelligent electronic device
US8325433B2 (en) Systems and methods for reduced format data processing
TW200629282A (en) Method and apparatus for high-speed input sampling
WO2007114944A3 (en) Phase control block for managing multiple clock domains in systems with frequency offsets
JP2008525761A5 (en)
WO2004093339A8 (en) Apparatus for and method of making pulse-shape measurements
WO2010002935A3 (en) Tracker circuit and method for automated test equipment systems
WO2003073680A3 (en) Jitter measuring apparatus and method
WO2008024680A3 (en) Circuits to delay a signal from ddr-sdram memory device including an automatic phase error correction
WO2000008800A3 (en) Synchronizing source-synchronous links in a switching device
WO2008140791A3 (en) Computation of phase relationship by clock sampling
WO2006067716A3 (en) Interface circuit as well as method for receiving and/or for decoding data signals
WO2002025936A3 (en) Follow up correction to epg for recording systems to reset requests for recordings
EP1701539A8 (en) Television program alert device and method
WO2008043427A3 (en) Device and method for synchronizing the states of a plurality of sequential processing units
EP1349397A3 (en) Method of timebase management for MPEG decoding with personal video recording functionality
EP1056084A3 (en) Data decoding apparatus and data decoding method
WO2003085466A3 (en) Device, system and method for compensating for isolation and cable delays in an ssi encoder interface circuit
WO1999044752A3 (en) Circuit and method for specifying performance parameters in integrated circuits
GB0418357D0 (en) Gps receiver and related method and apparatus
TW200707200A (en) Dynamic source synchronized sampling adjust system, and the related integrated device and sampling method
EP1187372A3 (en) Apparatus and method for bit rate control of optical receiver
EP2287845A3 (en) Information recording apparatus
EP1045392A3 (en) Sampling clock apparatus for a data reproduction system
US20040104749A1 (en) Method and circuit for synchronizing signals

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application
ENP Entry into the national phase

Ref document number: 2604080

Country of ref document: CA

WWE Wipo information: entry into national phase

Ref document number: MX/a/2007/013193

Country of ref document: MX

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 06848114

Country of ref document: EP

Kind code of ref document: A2