WO2007095468A2 - Multi-chip module for battery power control - Google Patents

Multi-chip module for battery power control Download PDF

Info

Publication number
WO2007095468A2
WO2007095468A2 PCT/US2007/061931 US2007061931W WO2007095468A2 WO 2007095468 A2 WO2007095468 A2 WO 2007095468A2 US 2007061931 W US2007061931 W US 2007061931W WO 2007095468 A2 WO2007095468 A2 WO 2007095468A2
Authority
WO
WIPO (PCT)
Prior art keywords
chip
module
power transistor
lead
integrated circuit
Prior art date
Application number
PCT/US2007/061931
Other languages
French (fr)
Other versions
WO2007095468A3 (en
Inventor
Jeongil Lee
Myoungho Lee
Bigildis Dosdos
Charles Suico
Edwin Man Fai Lee
David Chong Sook Lim
Adriano M. Vilas-Boas
Original Assignee
Fairchild Semiconductor Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fairchild Semiconductor Corporation filed Critical Fairchild Semiconductor Corporation
Priority to DE200711000352 priority Critical patent/DE112007000352T5/en
Priority to CN2007800051730A priority patent/CN101443979B/en
Priority to KR1020087022266A priority patent/KR101399481B1/en
Priority to JP2008554522A priority patent/JP2009527109A/en
Publication of WO2007095468A2 publication Critical patent/WO2007095468A2/en
Publication of WO2007095468A3 publication Critical patent/WO2007095468A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49575—Assemblies of semiconductor devices on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
    • H01M10/00—Secondary cells; Manufacture thereof
    • H01M10/42—Methods or arrangements for servicing or maintenance of secondary cells or secondary half-cells
    • H01M10/425—Structural combination with electronic components, e.g. electronic circuits integrated to the outside of the casing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
    • H01M10/00—Secondary cells; Manufacture thereof
    • H01M10/42—Methods or arrangements for servicing or maintenance of secondary cells or secondary half-cells
    • H01M10/44—Methods for charging or discharging
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/02—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries for charging batteries from ac mains by converters
    • H02J7/04—Regulation of charging current or voltage
    • H02J7/06—Regulation of charging current or voltage using discharge tubes or semiconductor devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/4501—Shape
    • H01L2224/45012—Cross-sectional shape
    • H01L2224/45015—Cross-sectional shape being circular
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48095—Kinked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/4901—Structure
    • H01L2224/4903—Connectors having different sizes, e.g. different diameters
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/4905—Shape
    • H01L2224/49051—Connectors having different shapes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01027—Cobalt [Co]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
    • H01M10/00—Secondary cells; Manufacture thereof
    • H01M10/05—Accumulators with non-aqueous electrolyte
    • H01M10/052—Li-accumulators
    • H01M10/0525—Rocking-chair batteries, i.e. batteries with lithium insertion or intercalation in both electrodes; Lithium-ion batteries
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01M—PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSION OF CHEMICAL ENERGY INTO ELECTRICAL ENERGY
    • H01M2200/00—Safety devices for primary or secondary batteries
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E60/00—Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation
    • Y02E60/10—Energy storage using batteries
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base

Definitions

  • the battery protection circuit To prevent a lithium ion battery from overcharging, a battery protection circuit is used.
  • the battery protection circuit an example of which is shown in FIG. 1 , often contains, among other components, two FET (field effect transistor) switches 122, 124 and a control IC (integrated circuit) 120.
  • FET field effect transistor
  • One FET prevents current from flowing into the battery, while the other prevents current from flowing from the battery unless the control IC enables it.
  • Multi-chip modules containing control ICs and MOSFETs exist.
  • some conventional multi-chip modules contain leads on all four sides of the packages. This results in larger modules, which is undesirable, because such modules are used in small electronic devices such as cell phones.
  • the sizes of the multi-chip modules can be reduced, but this reduces the current carrying capacity of the chips that can be used in such packages.
  • Embodiments of the invention address the above problems and other problems, individually and collectively.
  • Embodiments of the invention are directed to multi-chip modules, methods for making multi-chip modules, as well systems and assemblies incorporating the multi-chip modules.
  • One embodiment of the invention is directed to a multi-chip module comprising at least one integrated circuit (IC) chip, at least one power device chip, and a metal leadframe structure including leads.
  • the metal leadframe structure comprises at least two independent die mounting pads electrically isolated from one another.
  • the at least two independent die mounting pads include a first pad for mounting at least one IC chip and a second pad for mounting at least one power device chip.
  • the multi-chip module may also comprise bonding wires having more than one diameter connecting the at least one IC chip and the at least one power device chip to the leads.
  • Another embodiment of the invention is directed to a battery protection module comprising an integrated circuit chip and at least one power device chip housed in a single housing for regulating the charging and discharging of a battery.
  • the housing may be formed from a molding material.
  • the integrated circuit chip and the at least one power device chip form at least part of a circuit. Required external connections to the circuit are limited to four leads.
  • Another embodiment of the invention is directed to a multi-chip module comprising an integrated circuit chip, a first power transistor, a second power transistor, a first connection structure electrically coupling the integrated circuit chip to the first power transistor, a second connection structure electrically coupling the integrated circuit chip to the second power transistor, and a leadframe structure.
  • the leadframe structure comprises a first lead, a second lead, a third lead and a fourth lead, wherein the integrated circuit chip, the first power transistor, and the second power transistor are mounted on the leadframe structure.
  • a molding material covers at least part of the integrated circuit chip, the first power transistor, the second power transistor, the first connection structure, and the second connection structure.
  • the first lead provides an electrical connection to the first power transistor and the second lead provides an electrical connection to the second power transistor.
  • the first and second leads are at a first end of the multi-chip module, and the third and fourth leads are at a second end of the multi-chip module.
  • At least one of the die mounting pads has no external leads, mounting pads, or other die mounting pads along both of two opposite sides of the pad.
  • FIG. 1 shows a conventional battery protection circuit diagram.
  • FIG. 2 shows a perspective view of a multi-chip module according to an embodiment of the invention. Inner components in the multi-chip module are also shown.
  • FIG. 3 shows a side view of the module shown in FIG. 2.
  • FIGS. 4(a)-4(e) show perspective views of components in the multi-chip module.
  • FIGS. 4(a)-4(e) illustrate a process flow for making the multi-chip module shown in FIG. 2.
  • FIG. 5 shows a battery protection circuit diagram incorporating the multi-chip module shown in FIG. 2.
  • FIG. 6 shows a circuit diagram for the multi-chip module shown in FIG. 2.
  • FIG. 7 shows a bottom view of a multi-chip module.
  • FIG. 8 shows an electrical assembly including a circuit substrate and the multi-chip module shown in FIG. 2 mounted on the circuit substrate.
  • FIG. 9 shows a system including a lithium ion battery coupled to the electrical assembly shown in FIG. 8.
  • FIG. 10(a) shows a bottom plan view of another module embodiment.
  • FIG. 10(b) shows a top bottom perspective view of the leadframe structure and the die used in the module in FIG. 10(a).
  • FIG. 10(c) shows a top perspective view of the leadframe structure shown in FIG. 10(b).
  • a small form factor multi-chip module is disclosed and it can be mounted onto a miniature circuit board.
  • the miniature circuit board can be connected to a terminal end of a battery pack.
  • the multi-chip module may form part of a battery protection circuit.
  • FIG. 1 shows a conventional battery protection circuit. Some have used discrete components to create the circuit shown in FIG. 1. When many discrete components are used to form the circuit shown in FIG. 1 , the formed protection circuit may end up occupying a relatively large amount of space. For example, a minimum of eight solder pads may be required on the circuit board just for the discrete IC and power MOSFETs.
  • Embodiments of the invention focus on maximizing the chip area encapsulated inside of a compact (for example, 2 mm x 5 mm) housing of a multi-chip module.
  • the number of external pins in the multi-chip module and the internal signal routing features are minimized inside of the housing.
  • the die mounting pad of the leadframe structure for the power MOSFET can extend completely from one edge of the multi-chip module to the other. This allows the size of a power chip on the die mounting pad to be maximized, thereby maximizing the current rating of the power MOSFET.
  • the IC chip there are no "down bonds" from either the power chip or the IC chip to the leadframe structure.
  • connections between the IC and the power MOSFET are made by chip-to-chip interconnects (e.g., wire interconnects).
  • the number of external leads and signal routing elements adjacent to the MOSFET die mounting pad is minimized.
  • the area inside the package is maximized allowing for a larger power MOSFET.
  • the increased size of the power MOSFET reduces on-resistance which minimizes power loss and reduces heating. This ultimately increases the useful energy of the battery.
  • the multi-chip modules according to embodiments of the invention may also have a special diagnostic test mode. To prevent current overshoot, the MOSFET switching time is slowed down by the driver IC. Normal operating mode validation testing would need 1200 ms of test time in embodiments of the invention.
  • One lead of the multi-chip module which is not used for normal operation, connects to a pad on the IC that enables the IC to scale the switching time by a factor of 10 thus allowing the validation test time to be reduced to 120 ms. The reduced test time increases the throughput of the validation test operation and reduces the manufacturing cost of the product.
  • an optional fifth lead in the multi-chip module beside the IC mounting pad can function exclusively to set the IC to the special diagnostic test mode.
  • FIG. 2 shows a multi-chip module 200 according to an embodiment of the invention.
  • the multi-chip module 200 comprises an elongated shape and includes a first longitudinal end 200(a) and a second opposite longitudinal end 200(b).
  • the multichip module 200 may have an aspect ratio greater than 1 in embodiments of the invention. As will be explained in further detail below, this particular form factor minimizes space when it is used in an electrical assembly that is used with a rechargeable battery.
  • the multi-chip module 200 comprises a leadframe structure 210.
  • the leadframe structure 210 in this example comprises a first mounting pad 210(a)-l and a second mounting pad 210(a)-2, which are separated from each other by a gap 214.
  • the gap 214 electrically isolates the first and second mounting pads 210(a)-l, 210(a)-2, so that any chips that are on those pads are not directly electrically connected together through the leadframe structure 210.
  • the gap 214 need not be present.
  • the leadframe structure 210 also comprises tie bars 224.
  • Reference number 224 points to examples of tie bars; in this specific example, there are 6 tie bars on one side of the package and 12 tie bars total in the package.
  • the tie bars 224 extend laterally away from the first and second die mounting pads 210(a)-l, 210(a)-2. These tie bars 224 can be used to connect many leadframe structures together in an array of leadframe structures during processing.
  • the leadframe structure 210 also includes two leads
  • the leadframe structure 210 also comprises two leads 210(b)-3, 210(b)-4 (e.g., third and fourth leads) at the other longitudinal end of leadframe structure 210 and the module 200.
  • An optional test lead 210(c) is laterally disposed with respect to the second mounting pad 210(a)-2. As shown in FIG. 2, there are only four necessary leads 210(b)-l, 210(b)-2, 210(b)-3, 210(b)-4 in the module 200.
  • the leads 210(b)-l, 210(b)-2, 210(b)-3, 210(b)-4 are separated from the first and second die mounting pads 210(a)-l, 210(a)-2, but they could be connected to them (e.g., integral with them) if the module 200 is used in a different type of circuit.
  • the leadframe structure 210 may comprise any suitable material including copper, and alloys thereof.
  • the leadframe structure 210 may be pre- plated with NiPdAu or plated with a solderable material (e.g., Sn).
  • the semiconductor chip 204 comprises power transistors and is mounted on the first mounting pad 210(a)-l.
  • a control IC chip 215 is mounted on the second die mounting pad 210(a)-2.
  • the semiconductor chip 204 comprising the power transistors comprises a first MOSFET 204(m)-l comprising a first source region 204(s)-l and a first gate region 204(g)-l at a first surface of the chip 204, and a drain region 204(d) at a second surface of the chip 204.
  • the first MOSFET would be a vertical MOSFET in this example, because source region 204(s)-l and the drain region 204(d) are at opposite sides of the chip 204.
  • the first surface of the chip 204 would be distal to the leadframe structure 210 while the second surface of the chip 204 would be proximate to the leadframe structure 210.
  • VDMOS transistors include MOSFETs and vertical bipolar transistors.
  • a VDMOS transistor is a MOSFET that has two or more semiconductor regions formed by diffusion. It has a source region, a drain region, and a gate. The device is vertical in that the source region and the drain region are at opposite surfaces of the semiconductor die.
  • the gate may be a trenched gate structure or a planar gate structure, and is formed at the same surface as the source region. Trenched gate structures are preferred, since trenched gate structures are narrower and occupy less space than planar gate structures.
  • the semiconductor chip 204 also comprises a second MOSFET 204(m)-2 comprising a second source region 204(s)-2 and a second gate region 204(g)-2 at the first surface of the chip 204.
  • the second MOSFET 204(m)-2 also includes a drain region 204(d) at the second surface of the chip 204.
  • the first and second MOSFETs 204(m)-l, 204(m)-2 share a common substrate that is a common drain. (In FIG.
  • the drain region 204(d) of the first and second MOSFETs 204(m)-l, 204(m)-2 may be electrically coupled to the mounting pad 210(a)-l.
  • two MOSFETs are present in a single chip.
  • two MOSFETs are shown, it may be possible to use only one MOSFET in other embodiments if the end application is different than the battery protection circuit shown in FIG. 1.
  • connection structures may be used to electrically couple the chips together, and/or electrically couple the chips to leads.
  • connection structures include wires or conductive clips.
  • connection structures may comprise any suitable material including noble metals such as gold, or metals such as copper or alloys thereof.
  • the connection structures are in the form of wires.
  • a plurality of wires 206(a)-l, 206(a)-2 of a first diameter electrically couple the source regions 204(s)-l, 204(s)-2 of the MOSFETs to the leads 210(b)-l, 210(b)-2.
  • Wires 220, 222 of a second diameter may electrically couple the IC chip 215 to the leads 210(b)-3, 210(b)-4.
  • the wires 206(a)-l, 206(a)-2 connected to the source regions 204(s)-l, 204(s)-2 have larger diameters than the wires 220, 222 connected to the IC chip 215, because the former carry more current than the latter.
  • Additional wires that may be present in the multi-chip module 200 include wires 218(g)-l, 218(g)-2, which connect the IC chip 215 to the gate regions 204(g)-l, 204(g)- 2.
  • Another wire 208(s)-l electrically couples the IC chip 215 to the source region 204(s)-l of one of the MOSFETs in the chip 204.
  • Yet another wire 212 electrically couples the test lead 210(c) to the IC chip 215.
  • the molding material 202 covers at least a portion of the leadframe structure
  • the molding material 202 may comprise an epoxy material or any other suitable material. As shown in FIG. 2, the terminal ends of the leads 210(b)-l, 210(b)-2, 210(b)-3, 210(b)-4 do not extend past the lateral surfaces of the molding material 202.
  • the multi-chip module 200 shown in FIG. 2 may be characterized as a MLP (microlead package) type package.
  • the multi-chip module 200 in FIG. 2 there are no "down bonds” or wire bonds down to the mounting pad 210(a)-l.
  • a wire 208(s)-l is used to connect the IC chip 215 to the source region 204(s)-l of the first MOSFET 204(m)-l in the chip 204 via the top surfaces of the chips 204, 215. Because no "down bond" is present in the multi- chip module 200, space that would otherwise be used for the down bond can be occupied by the chip 204, thus maximizing the size of the chip 204 within the boundaries of the multi-chip module 200.
  • the multi-chip module 200 may also include an optional dedicated test lead 210(c).
  • the package can be tested more rapidly with the test lead 210(c).
  • the IC chip 215 can be reprogrammed so that testing can be performed more quickly. As explained above, with this feature, testing can occur up to 10 times faster than it would without the dedicated test lead 210(c).
  • FIG. 3 shows a side view of the module shown in FIG. 2.
  • the components in FIG. 3 are described with respect to FIG. 2, and like numerals designate like elements.
  • FIG. 3 additionally shows a partially etched region 210(d) (e.g., half-etched region) of the leadframe structure 210.
  • the molding material 202 fills the space formed by the half-etched region 210(d) and the molding material 202 can lock the leadframe structure 210 into place.
  • Wet etching process may be used to form the partially etched regions 210(a) as is common in the art.
  • FIG. 3 also shows that the bottom, exterior surface of the leadframe structure
  • the multichip module 200 may be directly mounted to a circuit board or the like, and the exposed surface of the leadframe structure 210 may serve to transfer heat from the power chip 204 to an underlying pad on a circuit board (not shown).
  • a method for forming the module 200 can be described with reference to
  • FIG. 4(a) shows a leadframe structure 210 including a first die mounting pad
  • This leadframe structure 210 may be obtained in any suitable manner including etching, stamping, etc.
  • a conductive material 230(a)-l, 230(a)-2 such as silver loaded epoxy or solder material (lead or lead-free) is then applied to the first and second die mounting pads 210(a)-l, 210(a)-2, respectively.
  • the conductive adhesive 230(a)-l, 230(a)-2 may be applied to the first and second die mounting pads 210(a)-l, 210(a)-2 by a coating process or dispensing process.
  • the adhesive may also be non-electrically conducting in other embodiments.
  • the chips 204, 215 are then attached to the first and second die mounting pads 210(a)-l, 210(a)-2. Any suitable process including a pick and place process may be used to mount the chips 204, 215 onto the mounting pads 210(a)-l, 210(a)-2.
  • the previously described wires (e.g., including wires 206(a)-l, 206(a)-2) are bonded to the chips 204, 215 as well as the leads in the leadframe structures 210 as previously described.
  • Suitable wire-bonding processes e.g., ultrasonic bonding are known to those of ordinary skill in the art.
  • a molding material 202 is then formed around at least a portion of the leadframe structure 210, the chips 204, 215, and the various wires (e.g., 206(a)- 1, 206(a)-2) using a conventional molding process.
  • FIG. 5 shows a circuit diagram incorporating the previously described multi- chip module 200.
  • B- corresponds to lead 210(b)-l
  • P- corresponds to lead 210(b)-2
  • Vdd corresponds to lead 210(b)-3
  • VM corresponds to lead 210(b)-4.
  • the multi-chip module 200 in FIG. 5 advantageously incorporates many of the electronic components in the diagram in FIG. 1.
  • the multi-chip module 200 makes it easier to form the battery protection circuit, since many of the components of the circuit are present in a single, small form factor module.
  • FIG. 6 shows the inside circuit diagram of the components of the module 200.
  • FIG. 6 there is an IC chip 215, and two MOSFETs 204(m)-l, 204(m)-2 which are controlled by the IC chip 215.
  • IC chip terminal Vss may connect to wire 208(s)-l
  • terminal DO may connect to wire 218(g)-l
  • terminal VM may connect to wire 222
  • terminal CO may connect to 218(g)-2. It is also easier to mount the module 200 to a circuit board than it is to mount many discrete components to a circuit board.
  • FIG. 7 shows a bottom view of the module 200.
  • the bottom surface of the module 200 includes exposed surfaces of the die mounting pads 210(a)-l, 210(a)-2 as well as exposed surfaces of the leads 210(b)-l, 210(b)-2, 210(b)-3, 210(b)-4.
  • the exterior surface of the molding material 202 is substantially coplanar with the exposed exterior surfaces of the leads 210(b)-l, 210(b)-2, 210(b)-3, 210(b)-4 and the die mounting pads 210(a)-l, 210(a)-2.
  • one dimension may be about 2.0 mm and another longitudinal dimension may be about 5.0 mm in length.
  • the module in this example has an aspect ratio greater than about 2.
  • FIG. 8 shows an electrical assembly 300 comprising a circuit board 302 with the module 200 mounted to it.
  • Other electrical components 304 could also be mounted to the circuit board 302.
  • FIG. 9 shows a system comprising the previously described electrical assembly 300 connected to a lithium ion battery 400. As shown in FIGS. 8 and 9, the particular form factor of the module 200 allows the battery protection circuit that is used with the lithium ion battery 400 to be compact.
  • FIG. 10(a) shows a bottom plan view of another module embodiment.
  • FIG. 10(b) shows a top perspective view of the leadframe structure and the die used in the module in FIG. 10(a).
  • FIG. 10(c) shows a top perspective view of the leadframe structure shown in FIG. 10(b).
  • FIGS. 10(a)-10(c) many of the reference numerals are already described above.
  • FIG. 10(a) can be similar to the embodiments described above with respect to FIGS. 2-4.
  • the module has a test lead 210(c) at an end of the module, rather than at a side of the module (e.g., as in FIG. 2).
  • the test lead 210(c) is between leads 210(b)-3 and 210(b)-4.
  • the leadframe structure 210 can have fewer tie bars 224 than the leadframe structure 210 described above with reference to FIGS. 2-4 (e.g., 3 tie bars per side, instead of 6 tie bars per side).
  • the second mounting pad 210(a)-2 can be wider and can accommodate a larger IC chip.
  • the leads 210(b)-l, 210(b)-2, 210(b)-3, 210(b)-4 are slightly longer in the leadframe structure 210 in FIGS. 10(b)-10(c), as compared to the leadframe structure 210 in FIGS. 2-4. By using longer leads, the sizes of the solder joints that are between the module and circuit board can be increased.
  • the multi-chip modules according to embodiments of the invention could be used in various systems wireless phone systems, laptop computers, server computers, power supplies, etc.

Abstract

A multi-chip module suitable for use in a battery protection circuit. The multi-chip module includes an integrated circuit chip, a first power transistor, a second power transistor, a first connection structure electrically coupling the integrated circuit chip to the first power transistor, a second connection structure electrically coupling the integrated circuit chip to the second power transistor, and a leadframe structure comprising a first lead, a second lead, a third lead and a fourth lead, wherein the integrated circuit chip, the first power transistor, and the second power transistor are mounted on the leadframe structure. A molding material covers at least part of the integrated circuit chip, the first power transistor, the second power transistor, the first connection structure, and the second connection structure.

Description

MULTI-CHIP MODULE FOR BATTERY POWER CONTROL
CROSS-REFERENCES TO RELATED APPLICATIONS
[0001] This patent application is a non-provisional of and claims priority to U.S.
Provisional Patent Application No. 60/773,034, filed on February 13, 2006, which is herein incorporated by reference in its entirety for all purposes.
BACKGROUND
[0002] Various protection mechanisms for lithium ion batteries exist. If a lithium ion battery overcharges, strong exothermic reactions are possible and the potential for causing a fire increases.
[0003] To prevent a lithium ion battery from overcharging, a battery protection circuit is used. The battery protection circuit, an example of which is shown in FIG. 1 , often contains, among other components, two FET (field effect transistor) switches 122, 124 and a control IC (integrated circuit) 120. One FET prevents current from flowing into the battery, while the other prevents current from flowing from the battery unless the control IC enables it.
[0004] Multi-chip modules containing control ICs and MOSFETs exist. However, a number of improvements could be made. For example, some conventional multi-chip modules contain leads on all four sides of the packages. This results in larger modules, which is undesirable, because such modules are used in small electronic devices such as cell phones. The sizes of the multi-chip modules can be reduced, but this reduces the current carrying capacity of the chips that can be used in such packages.
[0005] Thus, improved multi-chip modules are needed.
[0006] Embodiments of the invention address the above problems and other problems, individually and collectively. BRIEF SUMMARY
[0007] Embodiments of the invention are directed to multi-chip modules, methods for making multi-chip modules, as well systems and assemblies incorporating the multi-chip modules.
[0008] One embodiment of the invention is directed to a multi-chip module comprising at least one integrated circuit (IC) chip, at least one power device chip, and a metal leadframe structure including leads. The metal leadframe structure comprises at least two independent die mounting pads electrically isolated from one another. The at least two independent die mounting pads include a first pad for mounting at least one IC chip and a second pad for mounting at least one power device chip. The multi-chip module may also comprise bonding wires having more than one diameter connecting the at least one IC chip and the at least one power device chip to the leads.
[0009] Another embodiment of the invention is directed to a battery protection module comprising an integrated circuit chip and at least one power device chip housed in a single housing for regulating the charging and discharging of a battery. The housing may be formed from a molding material. The integrated circuit chip and the at least one power device chip form at least part of a circuit. Required external connections to the circuit are limited to four leads.
[0010] Another embodiment of the invention is directed to a multi-chip module comprising an integrated circuit chip, a first power transistor, a second power transistor, a first connection structure electrically coupling the integrated circuit chip to the first power transistor, a second connection structure electrically coupling the integrated circuit chip to the second power transistor, and a leadframe structure. The leadframe structure comprises a first lead, a second lead, a third lead and a fourth lead, wherein the integrated circuit chip, the first power transistor, and the second power transistor are mounted on the leadframe structure. A molding material covers at least part of the integrated circuit chip, the first power transistor, the second power transistor, the first connection structure, and the second connection structure. The first lead provides an electrical connection to the first power transistor and the second lead provides an electrical connection to the second power transistor. The first and second leads are at a first end of the multi-chip module, and the third and fourth leads are at a second end of the multi-chip module. At least one of the die mounting pads has no external leads, mounting pads, or other die mounting pads along both of two opposite sides of the pad. [0011] Other embodiments of the invention are directed to methods for forming the above-described multi-chip modules, as well as assemblies and systems using such modules.
[0012] Other embodiments of the invention can be described with reference to the
Figures and the Detailed Description below.
BRIEF DESCRIPTION OF THE DRAWINGS
[0013] FIG. 1 shows a conventional battery protection circuit diagram.
[0014] FIG. 2 shows a perspective view of a multi-chip module according to an embodiment of the invention. Inner components in the multi-chip module are also shown.
[0015] FIG. 3 shows a side view of the module shown in FIG. 2.
[0016] FIGS. 4(a)-4(e) show perspective views of components in the multi-chip module. FIGS. 4(a)-4(e) illustrate a process flow for making the multi-chip module shown in FIG. 2.
[0017] FIG. 5 shows a battery protection circuit diagram incorporating the multi-chip module shown in FIG. 2.
[0018] FIG. 6 shows a circuit diagram for the multi-chip module shown in FIG. 2.
[0019] FIG. 7 shows a bottom view of a multi-chip module.
[0020] FIG. 8 shows an electrical assembly including a circuit substrate and the multi-chip module shown in FIG. 2 mounted on the circuit substrate.
[0021] FIG. 9 shows a system including a lithium ion battery coupled to the electrical assembly shown in FIG. 8.
[0022] FIG. 10(a) shows a bottom plan view of another module embodiment.
[0023] FIG. 10(b) shows a top bottom perspective view of the leadframe structure and the die used in the module in FIG. 10(a).
[0024] FIG. 10(c) shows a top perspective view of the leadframe structure shown in FIG. 10(b). DETAILED DESCRIPTION
[0025] The integration of a power semiconductor switch and a control IC for regulating the charging of a battery such as a cell phone battery is disclosed. In embodiments of the invention, a small form factor multi-chip module is disclosed and it can be mounted onto a miniature circuit board. The miniature circuit board can be connected to a terminal end of a battery pack. The multi-chip module may form part of a battery protection circuit.
[0026] As noted above, FIG. 1 shows a conventional battery protection circuit. Some have used discrete components to create the circuit shown in FIG. 1. When many discrete components are used to form the circuit shown in FIG. 1 , the formed protection circuit may end up occupying a relatively large amount of space. For example, a minimum of eight solder pads may be required on the circuit board just for the discrete IC and power MOSFETs.
[0027] Embodiments of the invention focus on maximizing the chip area encapsulated inside of a compact (for example, 2 mm x 5 mm) housing of a multi-chip module. The number of external pins in the multi-chip module and the internal signal routing features are minimized inside of the housing.
[0028] A number of different features can lead to a compact, multi-chip module of this type. First, the die mounting pad of the leadframe structure for the power MOSFET can extend completely from one edge of the multi-chip module to the other. This allows the size of a power chip on the die mounting pad to be maximized, thereby maximizing the current rating of the power MOSFET. Second, there are no "down bonds" from either the power chip or the IC chip to the leadframe structure. Third, connections between the IC and the power MOSFET are made by chip-to-chip interconnects (e.g., wire interconnects). Fourth, the number of external leads and signal routing elements adjacent to the MOSFET die mounting pad is minimized. By minimizing the external leads and eliminating "down bonds", the area inside the package is maximized allowing for a larger power MOSFET. The increased size of the power MOSFET reduces on-resistance which minimizes power loss and reduces heating. This ultimately increases the useful energy of the battery.
[0029] The multi-chip modules according to embodiments of the invention may also have a special diagnostic test mode. To prevent current overshoot, the MOSFET switching time is slowed down by the driver IC. Normal operating mode validation testing would need 1200 ms of test time in embodiments of the invention. One lead of the multi-chip module, which is not used for normal operation, connects to a pad on the IC that enables the IC to scale the switching time by a factor of 10 thus allowing the validation test time to be reduced to 120 ms. The reduced test time increases the throughput of the validation test operation and reduces the manufacturing cost of the product. In embodiments of the invention, an optional fifth lead in the multi-chip module beside the IC mounting pad can function exclusively to set the IC to the special diagnostic test mode.
[0030] FIG. 2 shows a multi-chip module 200 according to an embodiment of the invention. As shown in FIG. 2, the multi-chip module 200 comprises an elongated shape and includes a first longitudinal end 200(a) and a second opposite longitudinal end 200(b). The multichip module 200 may have an aspect ratio greater than 1 in embodiments of the invention. As will be explained in further detail below, this particular form factor minimizes space when it is used in an electrical assembly that is used with a rechargeable battery.
[0031] The multi-chip module 200 comprises a leadframe structure 210. The leadframe structure 210 in this example comprises a first mounting pad 210(a)-l and a second mounting pad 210(a)-2, which are separated from each other by a gap 214. The gap 214 electrically isolates the first and second mounting pads 210(a)-l, 210(a)-2, so that any chips that are on those pads are not directly electrically connected together through the leadframe structure 210.
[0032] In other embodiments, the gap 214 need not be present. For example, it would be possible to have a single mounting pad, and then have a dielectric layer under one or both of any chips mounted on the single mounting pad. The dielectric layer would then electrically isolate the bottom surfaces of the chips from each other.
[0033] The leadframe structure 210 also comprises tie bars 224. (Reference number 224 points to examples of tie bars; in this specific example, there are 6 tie bars on one side of the package and 12 tie bars total in the package.) The tie bars 224 extend laterally away from the first and second die mounting pads 210(a)-l, 210(a)-2. These tie bars 224 can be used to connect many leadframe structures together in an array of leadframe structures during processing.
[0034] As shown in FIG. 2, the leadframe structure 210 also includes two leads
210(b)-l, 210(b)-2 (e.g., first and second leads) at one longitudinal end of the leadframe structure 210 and at one longitudinal end of the module 200. The leadframe structure 210 also comprises two leads 210(b)-3, 210(b)-4 (e.g., third and fourth leads) at the other longitudinal end of leadframe structure 210 and the module 200. An optional test lead 210(c) is laterally disposed with respect to the second mounting pad 210(a)-2. As shown in FIG. 2, there are only four necessary leads 210(b)-l, 210(b)-2, 210(b)-3, 210(b)-4 in the module 200.
[0035] In this example, the leads 210(b)-l, 210(b)-2, 210(b)-3, 210(b)-4 are separated from the first and second die mounting pads 210(a)-l, 210(a)-2, but they could be connected to them (e.g., integral with them) if the module 200 is used in a different type of circuit.
[0036] The leadframe structure 210 may comprise any suitable material including copper, and alloys thereof. In some embodiments, the leadframe structure 210 may be pre- plated with NiPdAu or plated with a solderable material (e.g., Sn).
[0037] The semiconductor chip 204 comprises power transistors and is mounted on the first mounting pad 210(a)-l. A control IC chip 215 is mounted on the second die mounting pad 210(a)-2.
[0038] In this embodiment, the semiconductor chip 204 comprising the power transistors comprises a first MOSFET 204(m)-l comprising a first source region 204(s)-l and a first gate region 204(g)-l at a first surface of the chip 204, and a drain region 204(d) at a second surface of the chip 204. The first MOSFET would be a vertical MOSFET in this example, because source region 204(s)-l and the drain region 204(d) are at opposite sides of the chip 204. In this example, the first surface of the chip 204 would be distal to the leadframe structure 210 while the second surface of the chip 204 would be proximate to the leadframe structure 210.
[0039] While power MOSFETs are described in detail, any suitable vertical power transistor can be used in embodiments of the invention. Vertical power transistors include VDMOS transistors and vertical bipolar transistors. A VDMOS transistor is a MOSFET that has two or more semiconductor regions formed by diffusion. It has a source region, a drain region, and a gate. The device is vertical in that the source region and the drain region are at opposite surfaces of the semiconductor die. The gate may be a trenched gate structure or a planar gate structure, and is formed at the same surface as the source region. Trenched gate structures are preferred, since trenched gate structures are narrower and occupy less space than planar gate structures. During operation, the current flow from the source region to the drain region in a VDMOS device is substantially perpendicular to the die surfaces. [0040] The semiconductor chip 204 also comprises a second MOSFET 204(m)-2 comprising a second source region 204(s)-2 and a second gate region 204(g)-2 at the first surface of the chip 204. The second MOSFET 204(m)-2 also includes a drain region 204(d) at the second surface of the chip 204. In this example, the first and second MOSFETs 204(m)-l, 204(m)-2 share a common substrate that is a common drain. (In FIG. 2, the diffusion regions defining areas such as source regions in the chip 204 are not illustrated.) The drain region 204(d) of the first and second MOSFETs 204(m)-l, 204(m)-2 may be electrically coupled to the mounting pad 210(a)-l.
[0041] In the specific example shown in FIG. 2, two MOSFETs are present in a single chip. However, in other embodiments, there could only be one MOSFET in the chip 204, or two separate chips could be mounted on the first die mounting pad 210(a). In addition, although two MOSFETs are shown, it may be possible to use only one MOSFET in other embodiments if the end application is different than the battery protection circuit shown in FIG. 1.
[0042] A number of connection structures may be used to electrically couple the chips together, and/or electrically couple the chips to leads. Examples of connection structures include wires or conductive clips. Such connection structures may comprise any suitable material including noble metals such as gold, or metals such as copper or alloys thereof. In the multi-chip module 200 shown in FIG. 2, the connection structures are in the form of wires.
[0043] Referring to FIG. 2, a plurality of wires 206(a)-l, 206(a)-2 of a first diameter electrically couple the source regions 204(s)-l, 204(s)-2 of the MOSFETs to the leads 210(b)-l, 210(b)-2. Wires 220, 222 of a second diameter may electrically couple the IC chip 215 to the leads 210(b)-3, 210(b)-4. The wires 206(a)-l, 206(a)-2 connected to the source regions 204(s)-l, 204(s)-2 have larger diameters than the wires 220, 222 connected to the IC chip 215, because the former carry more current than the latter.
[0044] Additional wires that may be present in the multi-chip module 200 include wires 218(g)-l, 218(g)-2, which connect the IC chip 215 to the gate regions 204(g)-l, 204(g)- 2. Another wire 208(s)-l electrically couples the IC chip 215 to the source region 204(s)-l of one of the MOSFETs in the chip 204. Yet another wire 212 electrically couples the test lead 210(c) to the IC chip 215. [0045] The molding material 202 covers at least a portion of the leadframe structure
210, the power transistor chip 204, and the IC chip 215. The molding material 202 may comprise an epoxy material or any other suitable material. As shown in FIG. 2, the terminal ends of the leads 210(b)-l, 210(b)-2, 210(b)-3, 210(b)-4 do not extend past the lateral surfaces of the molding material 202. The multi-chip module 200 shown in FIG. 2 may be characterized as a MLP (microlead package) type package.
[0046] In the multi-chip module 200 in FIG. 2, there are no "down bonds" or wire bonds down to the mounting pad 210(a)-l. For example, a wire 208(s)-l is used to connect the IC chip 215 to the source region 204(s)-l of the first MOSFET 204(m)-l in the chip 204 via the top surfaces of the chips 204, 215. Because no "down bond" is present in the multi- chip module 200, space that would otherwise be used for the down bond can be occupied by the chip 204, thus maximizing the size of the chip 204 within the boundaries of the multi-chip module 200.
[0047] The multi-chip module 200 may also include an optional dedicated test lead 210(c). The package can be tested more rapidly with the test lead 210(c). Using the test lead 210(c), the IC chip 215 can be reprogrammed so that testing can be performed more quickly. As explained above, with this feature, testing can occur up to 10 times faster than it would without the dedicated test lead 210(c).
[0048] FIG. 3 shows a side view of the module shown in FIG. 2. The components in FIG. 3 are described with respect to FIG. 2, and like numerals designate like elements. FIG. 3 additionally shows a partially etched region 210(d) (e.g., half-etched region) of the leadframe structure 210. The molding material 202 fills the space formed by the half-etched region 210(d) and the molding material 202 can lock the leadframe structure 210 into place. Wet etching process may be used to form the partially etched regions 210(a) as is common in the art.
[0049] FIG. 3 also shows that the bottom, exterior surface of the leadframe structure
210 may be substantially coplanar with the exterior surface of the molding material 202. The multichip module 200 may be directly mounted to a circuit board or the like, and the exposed surface of the leadframe structure 210 may serve to transfer heat from the power chip 204 to an underlying pad on a circuit board (not shown).
[0050] A method for forming the module 200 can be described with reference to
FIGS. 4(a)-4(e). [0051] FIG. 4(a) shows a leadframe structure 210 including a first die mounting pad
210(a)-l and a second die mounting pad 210(a)-2. This leadframe structure 210 may be obtained in any suitable manner including etching, stamping, etc.
[0052] As shown in FIG. 4(b), a conductive material 230(a)-l, 230(a)-2 such as silver loaded epoxy or solder material (lead or lead-free) is then applied to the first and second die mounting pads 210(a)-l, 210(a)-2, respectively. The conductive adhesive 230(a)-l, 230(a)-2 may be applied to the first and second die mounting pads 210(a)-l, 210(a)-2 by a coating process or dispensing process. The adhesive may also be non-electrically conducting in other embodiments.
[0053] As shown in FIG. 4(c), the chips 204, 215 are then attached to the first and second die mounting pads 210(a)-l, 210(a)-2. Any suitable process including a pick and place process may be used to mount the chips 204, 215 onto the mounting pads 210(a)-l, 210(a)-2.
[0054] As shown in FIG. 4(d), the previously described wires (e.g., including wires 206(a)-l, 206(a)-2) are bonded to the chips 204, 215 as well as the leads in the leadframe structures 210 as previously described. Suitable wire-bonding processes (e.g., ultrasonic bonding) are known to those of ordinary skill in the art.
[0055] As shown in FIG. 4(e), a molding material 202 is then formed around at least a portion of the leadframe structure 210, the chips 204, 215, and the various wires (e.g., 206(a)- 1, 206(a)-2) using a conventional molding process.
[0056] FIG. 5 shows a circuit diagram incorporating the previously described multi- chip module 200. Referring to both FIGS. 2 and 5, B- corresponds to lead 210(b)-l, P- corresponds to lead 210(b)-2, Vdd corresponds to lead 210(b)-3, and VM corresponds to lead 210(b)-4. The multi-chip module 200 in FIG. 5 advantageously incorporates many of the electronic components in the diagram in FIG. 1. The multi-chip module 200 makes it easier to form the battery protection circuit, since many of the components of the circuit are present in a single, small form factor module.
[0057] FIG. 6 shows the inside circuit diagram of the components of the module 200.
In FIG. 6, there is an IC chip 215, and two MOSFETs 204(m)-l, 204(m)-2 which are controlled by the IC chip 215. Referring to FIGS. 2 and 6, IC chip terminal Vss may connect to wire 208(s)-l, terminal DO may connect to wire 218(g)-l, terminal VM may connect to wire 222, and terminal CO may connect to 218(g)-2. It is also easier to mount the module 200 to a circuit board than it is to mount many discrete components to a circuit board.
[0058] FIG. 7 shows a bottom view of the module 200. In this Figure, the previously described test lead is not shown. As shown in FIG. 7, the bottom surface of the module 200 includes exposed surfaces of the die mounting pads 210(a)-l, 210(a)-2 as well as exposed surfaces of the leads 210(b)-l, 210(b)-2, 210(b)-3, 210(b)-4. As shown, the exterior surface of the molding material 202 is substantially coplanar with the exposed exterior surfaces of the leads 210(b)-l, 210(b)-2, 210(b)-3, 210(b)-4 and the die mounting pads 210(a)-l, 210(a)-2. As shown, one dimension may be about 2.0 mm and another longitudinal dimension may be about 5.0 mm in length. The module in this example has an aspect ratio greater than about 2.
[0059] FIG. 8 shows an electrical assembly 300 comprising a circuit board 302 with the module 200 mounted to it. Other electrical components 304 could also be mounted to the circuit board 302.
[0060] FIG. 9 shows a system comprising the previously described electrical assembly 300 connected to a lithium ion battery 400. As shown in FIGS. 8 and 9, the particular form factor of the module 200 allows the battery protection circuit that is used with the lithium ion battery 400 to be compact.
[0061] FIG. 10(a) shows a bottom plan view of another module embodiment. FIG.
10(b) shows a top perspective view of the leadframe structure and the die used in the module in FIG. 10(a). FIG. 10(c) shows a top perspective view of the leadframe structure shown in FIG. 10(b). In FIGS. 10(a)-10(c), many of the reference numerals are already described above.
[0062] The embodiment in FIG. 10(a) can be similar to the embodiments described above with respect to FIGS. 2-4. However, in this embodiment, the module has a test lead 210(c) at an end of the module, rather than at a side of the module (e.g., as in FIG. 2). In this example, the test lead 210(c) is between leads 210(b)-3 and 210(b)-4. Also, as shown in FIGS. 10(b) and 10(c), the leadframe structure 210 can have fewer tie bars 224 than the leadframe structure 210 described above with reference to FIGS. 2-4 (e.g., 3 tie bars per side, instead of 6 tie bars per side). These changes can help to reduce mechanical stress during sawing (as compared to the embodiments described with reference to FIGS. 2-4). Also, by providing the test lead 210(c) at an end of the module, the second mounting pad 210(a)-2 can be wider and can accommodate a larger IC chip. [0063] In addition, the leads 210(b)-l, 210(b)-2, 210(b)-3, 210(b)-4 are slightly longer in the leadframe structure 210 in FIGS. 10(b)-10(c), as compared to the leadframe structure 210 in FIGS. 2-4. By using longer leads, the sizes of the solder joints that are between the module and circuit board can be increased.
[0064] The multi-chip modules according to embodiments of the invention could be used in various systems wireless phone systems, laptop computers, server computers, power supplies, etc.
[0065] Any recitation of "a", "an" or "the" is intended to mean "one or more" unless specifically indicated to the contrary.
[0066] The above description is illustrative but not restrictive. Many variations of the invention will become apparent to those skilled in the art upon review of the disclosure. The scope of the invention should, therefore, be determined not with reference to the above description, but instead should be determined with reference to the pending claims along with their full scope or equivalents.

Claims

WHAT IS CLAIMED IS: L A multi-chip module comprising: at least one integrated circuit (IC) chip; at least one power device chip; a metal leadframe structure including leads, at least two independent die mounting pads electrically isolated from one another, the at least two independent die mounting pads including a first pad for mounting at least one IC chip and a second pad for mounting at least one power device chip; and bonding wires having more than one diameter connecting the at least one IC chip and the at least one power device chip to the leads.
2. The module of claim 1 including a wire bond connection from one chip to another chip.
3. The module of claim 1 wherein said mounting pads are exposed on the back side of the module and wherein the module includes an epoxy molding material.
4. The module of claim 1 wherein the leadframe structure includes a dedicated test lead.
5. The module of claim 1 wherein at least one of the die mounting pads has no external leads, mounting pads, or other die mounting pads along both of two opposite sides of the pad.
6. A battery protection multi-chip module comprising: an integrated circuit chip; a power device chip housed in a single housing for regulating the charging and discharging of a battery external to the multi-chip module, the integrated circuit chip and the at least one power device chip forming at least part of a circuit; and wherein required external connections to the circuit are limited to four leads.
7. A multi-chip module comprising: an integrated circuit chip; a first power transistor; a second power transistor; a first connection structure electrically coupling the integrated circuit chip to the first power transistor; a second connection structure electrically coupling the integrated circuit chip to the second power transistor; a leadframe structure comprising a first lead, a second lead, a third lead and a fourth lead, wherein the integrated circuit chip, the first power transistor, and the second power transistor are mounted on the leadframe structure; and a molding material covering at least part of the integrated circuit chip, the first power transistor, the second power transistor, the first connection structure, and the second connection structure, wherein the first lead provides an electrical connection to the first power transistor and the second lead provides an electrical connection to the second power transistor, and wherein the first and second leads are at a first end of the multi-chip module, and the third and fourth leads are at a second end of the multi-chip module.
8. The multi-chip module of claim 7 wherein the leadframe further comprises a test lead and a bonding structure electrically coupling the test lead and the integrated circuit chip, and wherein the leads in the leadframe structure include only the test lead and the first, second, third, and fourth leads.
9. The multi-chip module of claim 7 wherein the multi-chip module has an elongated shape and an aspect ratio greater than 1.
10. The multi-chip module of claim 7 wherein the first power transistor and the second power transistor are in a single power chip and the first power transistor and the second power transistor are vertical power MOSFETs.
11. The multi-chip module of claim 7 wherein the first and second bonding structures are wires, and wherein the leadframe structure comprises a first die mounting pad and a second die mounting pad, the integrated circuit chip being mounted on the first die mounting pad and the first and second power transistors being present in one or more chips, the one or more chips being mounted on the second die mounting pad.
12. The multi-chip module of claim 11 wherein the leadframe structure further comprises a test lead electrically coupled to the integrated circuit chip.
13. The multi-chip module of claim 11 wherein an exterior surface of leadframe structure is exposed through the molding material.
14. An electrical assembly comprising: a circuit board; and the multi-chip module of claim 7 mounted on the circuit board.
15. A system comprising: the electrical assembly of claim 14; and a rechargeable battery electrically coupled to the electrical assembly.
16. A method comprising: obtaining a leadframe structure comprising a first lead, a second lead, a third lead and a fourth lead; mounting an integrated circuit chip to the leadframe structure; mounting at least one semiconductor chip comprising a first power transistor and a second power transistor on the leadframe structure; attaching a first connection structure to the integrated circuit chip and to the first power transistor; attaching a second connection structure to the integrated circuit chip and to the second power transistor; and molding a material around at least part of the integrated circuit chip, the first power transistor, the second power transistor, the first connection structure, and the second connection structure, thereby forming a multichip module, • wherein the first lead provides an electrical connection to the first power transistor and the second lead provides an electrical connection to the second power transistor, and wherein the first and second leads are at a first end of the multi-chip module, and the third and fourth leads are at a second end of the multi-chip module.
17. The method of claim 16 wherein the leadframe structure further comprises a test lead, and wherein the method further comprising: attaching a third connection structure to the integrated circuit chip and to the test lead.
18. The method of claim 16 further comprising: mounting the multi-chip module to a circuit board.
19. A method comprising: obtaining a metal leadframe structure including leads, at least two independent die mounting pads electrically isolated from one another, the at least two independent die mounting pads including a first pad for mounting at least one IC chip and a second pad for mounting at least one power device chip; mounting the at least one IC chip to the first pad; mounting the at least one power device chip to the second pad; and attaching bonding wires having more than one diameter to the at least one IC chip and the at least one power device chip to the leads.
20. The method of claim 19 further comprising molding a molding material around at least a portion of the metal leadframe structure, the at least one IC chip, the at least one power chip, and the bonding wires.
PCT/US2007/061931 2006-02-13 2007-02-09 Multi-chip module for battery power control WO2007095468A2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
DE200711000352 DE112007000352T5 (en) 2006-02-13 2007-02-09 Multi-chip module for battery power regulation
CN2007800051730A CN101443979B (en) 2006-02-13 2007-02-09 Multi-chip module for battery power control
KR1020087022266A KR101399481B1 (en) 2006-02-13 2007-02-09 Multi-chip module for battery power control
JP2008554522A JP2009527109A (en) 2006-02-13 2007-02-09 Multi-chip module for battery power control

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US77303406P 2006-02-13 2006-02-13
US60/773,034 2006-02-13
US11/672,728 US7868432B2 (en) 2006-02-13 2007-02-08 Multi-chip module for battery power control
US11/672,728 2007-02-08

Publications (2)

Publication Number Publication Date
WO2007095468A2 true WO2007095468A2 (en) 2007-08-23
WO2007095468A3 WO2007095468A3 (en) 2008-05-15

Family

ID=38367524

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2007/061931 WO2007095468A2 (en) 2006-02-13 2007-02-09 Multi-chip module for battery power control

Country Status (8)

Country Link
US (2) US7868432B2 (en)
JP (1) JP2009527109A (en)
KR (1) KR101399481B1 (en)
CN (2) CN101443979B (en)
DE (1) DE112007000352T5 (en)
MY (1) MY144406A (en)
TW (1) TWI435507B (en)
WO (1) WO2007095468A2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102007017546A1 (en) * 2007-04-10 2008-10-30 Qimonda Ag Multichip module
JP2012216858A (en) * 2012-06-15 2012-11-08 Renesas Electronics Corp Semiconductor device manufacturing method and semiconductor device

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5291864B2 (en) * 2006-02-21 2013-09-18 ルネサスエレクトロニクス株式会社 Manufacturing method of semiconductor device for DC / DC converter and semiconductor device for DC / DC converter
US8097945B2 (en) * 2007-11-21 2012-01-17 Lynda Harnden, legal representative Bi-directional, reverse blocking battery switch
US20100252918A1 (en) * 2009-04-06 2010-10-07 Jiang Hunt H Multi-die package with improved heat dissipation
US9257467B2 (en) * 2009-12-16 2016-02-09 Samsung Electronics Co., Ltd. Image sensor modules, methods of manufacturing the same, and image processing systems including the image sensor modules
CN102130098B (en) * 2010-01-20 2015-11-25 飞思卡尔半导体公司 Double-tube-core semiconductor package
US9418919B2 (en) * 2010-07-29 2016-08-16 Nxp B.V. Leadless chip carrier having improved mountability
US8614503B2 (en) * 2011-05-19 2013-12-24 International Rectifier Corporation Common drain exposed conductive clip for high power semiconductor packages
CN102956509A (en) * 2011-08-31 2013-03-06 飞思卡尔半导体公司 Power device and method for packaging same
US8723300B2 (en) 2012-08-13 2014-05-13 Fairchild Semiconductor Corporation Multi-chip module power clip
KR102071078B1 (en) * 2012-12-06 2020-01-30 매그나칩 반도체 유한회사 Multi chip package
DE102013203280A1 (en) * 2013-02-27 2014-08-28 Bayerische Motoren Werke Aktiengesellschaft High-voltage energy storage module and method for producing the high-voltage energy storage module
CN204030643U (en) 2013-06-01 2014-12-17 快捷半导体(苏州)有限公司 For system and the equipment of battery management and protection
EP2822063B1 (en) * 2013-07-01 2017-05-31 Samsung SDI Co., Ltd. Protection apparatus for a battery pack and method of manufacturing the protection apparatus
US9142432B2 (en) 2013-09-13 2015-09-22 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated fan-out package structures with recesses in molding compound
CN105098132A (en) * 2014-05-15 2015-11-25 (株)Itm半导体 Battery protection circuit package
DE102014212247A1 (en) * 2014-06-26 2015-12-31 Robert Bosch Gmbh Electrical connector for a battery module
JP6379778B2 (en) * 2014-07-15 2018-08-29 富士電機株式会社 Semiconductor device and manufacturing method of semiconductor device
CN104332465B (en) * 2014-09-03 2017-05-17 江阴芯智联电子科技有限公司 3D packaging structure and technological method thereof
US10845407B2 (en) * 2018-06-25 2020-11-24 Intel Corporation Scalable infield scan coverage for multi-chip module for functional safety mission application
CN111834350B (en) * 2019-04-18 2023-04-25 无锡华润安盛科技有限公司 IPM packaging method and bonding method in IPM packaging

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4382221A (en) * 1979-12-14 1983-05-03 Reynolds William R Battery charger for a backup power circuit
US5313095A (en) * 1992-04-17 1994-05-17 Mitsubishi Denki Kabushiki Kaisha Multiple-chip semiconductor device and a method of manufacturing the same
US5703463A (en) * 1997-02-18 1997-12-30 National Semiconductor Corporation Methods and apparatus for protecting battery cells from overcharge
US6747445B2 (en) * 2001-10-31 2004-06-08 Agere Systems Inc. Stress migration test structure and method therefor
US20050029634A1 (en) * 2003-08-05 2005-02-10 International Rectifier Corporation Topless semiconductor package
US20050127756A1 (en) * 2003-05-08 2005-06-16 The Trustees Of Columbia University Charge-recycling voltage domains for energy-efficient low-voltage operation of digital CMOS circuits
US6943434B2 (en) * 2002-10-03 2005-09-13 Fairchild Semiconductor Corporation Method for maintaining solder thickness in flipchip attach packaging processes

Family Cites Families (60)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3956821A (en) 1975-04-28 1976-05-18 Fairchild Camera And Instrument Corporation Method of attaching semiconductor die to package substrates
US4058899A (en) 1976-08-23 1977-11-22 Fairchild Camera And Instrument Corporation Device for forming reference axes on an image sensor array package
US4680613A (en) 1983-12-01 1987-07-14 Fairchild Semiconductor Corporation Low impedance package for integrated circuit die
US4751199A (en) 1983-12-06 1988-06-14 Fairchild Semiconductor Corporation Process of forming a compliant lead frame for array-type semiconductor packages
US4772935A (en) 1984-12-19 1988-09-20 Fairchild Semiconductor Corporation Die bonding process
US4890153A (en) 1986-04-04 1989-12-26 Fairchild Semiconductor Corporation Single bonding shelf, multi-row wire-bond finger layout for integrated circuit package
US4720396A (en) 1986-06-25 1988-01-19 Fairchild Semiconductor Corporation Solder finishing integrated circuit package leads
US4791473A (en) 1986-12-17 1988-12-13 Fairchild Semiconductor Corporation Plastic package for high frequency semiconductor devices
US4839717A (en) 1986-12-19 1989-06-13 Fairchild Semiconductor Corporation Ceramic package for high frequency semiconductor devices
US4731701A (en) 1987-05-12 1988-03-15 Fairchild Semiconductor Corporation Integrated circuit package with thermal path layers incorporating staggered thermal vias
US4796080A (en) 1987-07-23 1989-01-03 Fairchild Camera And Instrument Corporation Semiconductor chip package configuration and method for facilitating its testing and mounting on a substrate
US5327325A (en) 1993-02-08 1994-07-05 Fairchild Space And Defense Corporation Three-dimensional integrated circuit package
US5328079A (en) 1993-03-19 1994-07-12 National Semiconductor Corporation Method of and arrangement for bond wire connecting together certain integrated circuit components
JP3429921B2 (en) * 1995-10-26 2003-07-28 三菱電機株式会社 Semiconductor device
US6049126A (en) * 1995-12-14 2000-04-11 Nec Corporation Semiconductor package and amplifier employing the same
US5646446A (en) 1995-12-22 1997-07-08 Fairchild Space And Defense Corporation Three-dimensional flexible assembly of integrated circuits
JP2885213B2 (en) 1997-01-23 1999-04-19 日本電気株式会社 Semiconductor integrated circuit
US6184585B1 (en) 1997-11-13 2001-02-06 International Rectifier Corp. Co-packaged MOS-gated device and control integrated circuit
US6133634A (en) 1998-08-05 2000-10-17 Fairchild Semiconductor Corporation High performance flip chip package
US6424035B1 (en) 1998-11-05 2002-07-23 Fairchild Semiconductor Corporation Semiconductor bilateral switch
KR100335480B1 (en) 1999-08-24 2002-05-04 김덕중 Leadframe using chip pad as heat spreading path and semiconductor package thereof
KR100335481B1 (en) 1999-09-13 2002-05-04 김덕중 Power device having multi-chip package structure
JP4617524B2 (en) * 1999-10-29 2011-01-26 ミツミ電機株式会社 Battery protection device
US6720642B1 (en) 1999-12-16 2004-04-13 Fairchild Semiconductor Corporation Flip chip in leaded molded package and method of manufacture thereof
US6989588B2 (en) 2000-04-13 2006-01-24 Fairchild Semiconductor Corporation Semiconductor device including molded wireless exposed drain packaging
JP2001320009A (en) * 2000-05-10 2001-11-16 Matsushita Electric Ind Co Ltd Semiconductor device
US6556750B2 (en) 2000-05-26 2003-04-29 Fairchild Semiconductor Corporation Bi-directional optical coupler
KR100370231B1 (en) 2000-06-13 2003-01-29 페어차일드코리아반도체 주식회사 Power module package having a insulator type heat sink attached a backside of leadframe & manufacturing method thereof
KR100403608B1 (en) 2000-11-10 2003-11-01 페어차일드코리아반도체 주식회사 Stacked intelligent power module package and manufacturing method thereof
TW511257B (en) * 2000-12-11 2002-11-21 Chino Excel Technology Corp Flip-chip mounting method for decreasing conducting resistance in power transistor of charging battery protection circuit
KR100374629B1 (en) 2000-12-19 2003-03-04 페어차일드코리아반도체 주식회사 A power semiconductor package for thin and small size
US6469384B2 (en) 2001-02-01 2002-10-22 Fairchild Semiconductor Corporation Unmolded package for a semiconductor device
US6891257B2 (en) 2001-03-30 2005-05-10 Fairchild Semiconductor Corporation Packaging system for die-up connection of a die-down oriented integrated circuit
US6645791B2 (en) 2001-04-23 2003-11-11 Fairchild Semiconductor Semiconductor die package including carrier with mask
US6893901B2 (en) 2001-05-14 2005-05-17 Fairchild Semiconductor Corporation Carrier with metal bumps for semiconductor die packages
US7061080B2 (en) 2001-06-11 2006-06-13 Fairchild Korea Semiconductor Ltd. Power module package having improved heat dissipating capability
US6683375B2 (en) 2001-06-15 2004-01-27 Fairchild Semiconductor Corporation Semiconductor die including conductive columns
US6449174B1 (en) 2001-08-06 2002-09-10 Fairchild Semiconductor Corporation Current sharing in a multi-phase power supply by phase temperature control
US6774465B2 (en) 2001-10-05 2004-08-10 Fairchild Korea Semiconductor, Ltd. Semiconductor power package module
US6891256B2 (en) 2001-10-22 2005-05-10 Fairchild Semiconductor Corporation Thin, thermally enhanced flip chip in a leaded molded package
US6642738B2 (en) 2001-10-23 2003-11-04 Fairchild Semiconductor Corporation Method and apparatus for field-effect transistor current sensing using the voltage drop across drain to source resistance that eliminates dependencies on temperature of the field-effect transistor and/or statistical distribution of the initial value of drain to source resistance
US6674157B2 (en) 2001-11-02 2004-01-06 Fairchild Semiconductor Corporation Semiconductor package comprising vertical power transistor
US6566749B1 (en) 2002-01-15 2003-05-20 Fairchild Semiconductor Corporation Semiconductor die package with improved thermal and electrical performance
US6867489B1 (en) 2002-01-22 2005-03-15 Fairchild Semiconductor Corporation Semiconductor die package processable at the wafer level
US6830959B2 (en) 2002-01-22 2004-12-14 Fairchild Semiconductor Corporation Semiconductor die package with semiconductor die having side electrical connection
AU2003218085A1 (en) 2002-03-12 2003-09-29 Fairchild Semiconductor Corporation Wafer-level coated copper stud bumps
US7183616B2 (en) * 2002-03-31 2007-02-27 Alpha & Omega Semiconductor, Ltd. High speed switching MOSFETS using multi-parallel die packages with/without special leadframes
US7122884B2 (en) 2002-04-16 2006-10-17 Fairchild Semiconductor Corporation Robust leaded molded packages and methods for forming the same
US6836023B2 (en) 2002-04-17 2004-12-28 Fairchild Semiconductor Corporation Structure of integrated trace of chip package
US6841852B2 (en) * 2002-07-02 2005-01-11 Leeshawn Luo Integrated circuit package for semiconductor devices with improved electric resistance and inductance
US7061077B2 (en) 2002-08-30 2006-06-13 Fairchild Semiconductor Corporation Substrate based unmolded package including lead frame structure and semiconductor die
US6777800B2 (en) 2002-09-30 2004-08-17 Fairchild Semiconductor Corporation Semiconductor die package including drain clip
US6806580B2 (en) 2002-12-26 2004-10-19 Fairchild Semiconductor Corporation Multichip module including substrate with an array of interconnect structures
US6909298B2 (en) * 2003-04-07 2005-06-21 Silicon Laboratories, Inc. Test socket with integral inductor and method of manufacturing using such a test socket
US6867481B2 (en) 2003-04-11 2005-03-15 Fairchild Semiconductor Corporation Lead frame structure with aperture or groove for flip chip in a leaded molded package
JP4248953B2 (en) * 2003-06-30 2009-04-02 株式会社ルネサステクノロジ Semiconductor device and manufacturing method thereof
JP2005217072A (en) * 2004-01-28 2005-08-11 Renesas Technology Corp Semiconductor device
JP4489485B2 (en) 2004-03-31 2010-06-23 株式会社ルネサステクノロジ Semiconductor device
US20070132075A1 (en) * 2005-12-12 2007-06-14 Mutsumi Masumoto Structure and method for thin single or multichip semiconductor QFN packages
KR200412109Y1 (en) 2006-01-13 2006-03-22 주식회사 아이티엠반도체 Packaging IC with Battery Protection

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4382221A (en) * 1979-12-14 1983-05-03 Reynolds William R Battery charger for a backup power circuit
US5313095A (en) * 1992-04-17 1994-05-17 Mitsubishi Denki Kabushiki Kaisha Multiple-chip semiconductor device and a method of manufacturing the same
US5703463A (en) * 1997-02-18 1997-12-30 National Semiconductor Corporation Methods and apparatus for protecting battery cells from overcharge
US6747445B2 (en) * 2001-10-31 2004-06-08 Agere Systems Inc. Stress migration test structure and method therefor
US6943434B2 (en) * 2002-10-03 2005-09-13 Fairchild Semiconductor Corporation Method for maintaining solder thickness in flipchip attach packaging processes
US20050127756A1 (en) * 2003-05-08 2005-06-16 The Trustees Of Columbia University Charge-recycling voltage domains for energy-efficient low-voltage operation of digital CMOS circuits
US20050029634A1 (en) * 2003-08-05 2005-02-10 International Rectifier Corporation Topless semiconductor package

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102007017546A1 (en) * 2007-04-10 2008-10-30 Qimonda Ag Multichip module
US7872350B2 (en) 2007-04-10 2011-01-18 Qimonda Ag Multi-chip module
DE102007017546B4 (en) * 2007-04-10 2012-10-25 Qimonda Ag Plurality of multi-chip modules and methods of manufacture
JP2012216858A (en) * 2012-06-15 2012-11-08 Renesas Electronics Corp Semiconductor device manufacturing method and semiconductor device

Also Published As

Publication number Publication date
DE112007000352T5 (en) 2009-04-02
WO2007095468A3 (en) 2008-05-15
US8003447B2 (en) 2011-08-23
TW200737640A (en) 2007-10-01
KR20080105077A (en) 2008-12-03
US20110078899A1 (en) 2011-04-07
MY144406A (en) 2011-09-15
US7868432B2 (en) 2011-01-11
KR101399481B1 (en) 2014-05-27
TWI435507B (en) 2014-04-21
JP2009527109A (en) 2009-07-23
CN101443979A (en) 2009-05-27
CN102354690A (en) 2012-02-15
US20070187807A1 (en) 2007-08-16
CN101443979B (en) 2013-05-22

Similar Documents

Publication Publication Date Title
US7868432B2 (en) Multi-chip module for battery power control
US8815649B2 (en) Multi-layer lead frame package and method of fabrication
US7618896B2 (en) Semiconductor die package including multiple dies and a common node structure
US7999364B2 (en) Method and flip chip structure for power devices
KR101483204B1 (en) Semiconductor die package including embedded flip chip
US7705470B2 (en) Semiconductor switching module and method
US8754509B2 (en) Package with multiple dies
TW201005887A (en) Four mosfet full bridge module
US8723300B2 (en) Multi-chip module power clip
US20100193922A1 (en) Semiconductor chip package
JP2006501675A (en) Semiconductor die package with drain clip
WO1999065077A9 (en) Low resistance package for semiconductor devices
US20070023886A1 (en) Method for producing a chip arrangement, a chip arrangement and a multichip device
US8018054B2 (en) Semiconductor die package including multiple semiconductor dice
US20230402350A1 (en) Concealed gate terminal semiconductor packages and related methods
EP2973690B1 (en) Stack die package
JP2005101293A (en) Semiconductor device
CN112216658A (en) Semiconductor device having lead frame adaptable to various die sizes

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 2008554522

Country of ref document: JP

Ref document number: 200780005173.0

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 1020087022266

Country of ref document: KR

122 Ep: pct application non-entry in european phase

Ref document number: 07756832

Country of ref document: EP

Kind code of ref document: A2

RET De translation (de og part 6b)

Ref document number: 112007000352

Country of ref document: DE

Date of ref document: 20090402

Kind code of ref document: P