WO2007109453A2 - Current comparator using wide swing current mirrors - Google Patents

Current comparator using wide swing current mirrors Download PDF

Info

Publication number
WO2007109453A2
WO2007109453A2 PCT/US2007/063818 US2007063818W WO2007109453A2 WO 2007109453 A2 WO2007109453 A2 WO 2007109453A2 US 2007063818 W US2007063818 W US 2007063818W WO 2007109453 A2 WO2007109453 A2 WO 2007109453A2
Authority
WO
WIPO (PCT)
Prior art keywords
current
node
coupled
current comparator
input
Prior art date
Application number
PCT/US2007/063818
Other languages
French (fr)
Other versions
WO2007109453A3 (en
Inventor
Kevin Ryan
Original Assignee
Aeroflex Colorado Springs Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Aeroflex Colorado Springs Inc. filed Critical Aeroflex Colorado Springs Inc.
Publication of WO2007109453A2 publication Critical patent/WO2007109453A2/en
Publication of WO2007109453A3 publication Critical patent/WO2007109453A3/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
    • H03K5/24—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude
    • H03K5/2472—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/26—Current mirrors
    • G05F3/262—Current mirrors using field-effect transistors only

Definitions

  • CMOS current comparator circuits that have the ability to determine the direction of an input current and to provide a corresponding voltage or current output are known in the art.
  • Current comparators are important building blocks used in the design of many types of analog and mixed analog/digital integrated circuits. Current comparators are widely used, for example, in data converters. While several designs for current comparators are known in the art, the requirements for improved accuracy and speed, and for lower costs imposed by the state of the art provide an ongoing challenge to constantly improve and simplify those existing designs. In many applications the performance of the current comparator circuit is critical in achieving the overall performance goals for the corresponding functional block or integrated circuit. Most simple existing designs are not able to achieve these performance goals if very high speed operation or accuracy is desired. More elaborate designs or processes other than CMOS processes may be used to achieve high speed and accuracy performance goals, but due to circuit complexity or process characteristics they can add unnecessary power dissipation, increased precious integrated circuit die area, and/or additional expense to the finished integrated circuit.
  • a current comparator includes an input node for receiving an input current, an output node, a first wide swing current mirror having an input coupled to the input node of the current comparator, a power node for receiving a first power supply voltage such as ground, and an output coupled to the output node of the current comparator, and a second wide swing current mirror having an input coupled to the input node of the current comparator, a power node for receiving a second power supply voltage such as VDD, and an output coupled to the output node of the current comparator.
  • the first wide swing current mirror includes a first N-channel transistor having a source for receiving the first power supply voltage, a gate coupled to the input node of the current comparator, and a drain, a second N-channel transistor having a source for receiving the first power supply voltage, a gate coupled to the gate of the first transistor, and a drain, a third N-channel transistor having a source coupled to the drain of the first transistor, a gate coupled to a bias node, and a drain coupled to the input node of the current comparator, and a fourth N-channel transistor having a source coupled to the drain of the second transistor, a gate coupled to the bias node, and a drain coupled to the output node of the current comparator.
  • the bias node is coupled to a source of bias voltage such as one volt, or VDD. If desired, the size of the second and fourth transistors can be made to be a multiple of the size of the first and third transistors.
  • the second wide swing current mirror includes a first P-channel transistor having a source for receiving the second power supply voltage, a gate coupled to the input node of the current comparator, and a drain, a second P-channel transistor having a source for receiving the second power supply voltage, a gate coupled to the gate of the first transistor, and a drain, a third P-channel transistor having a source coupled to the drain of the first transistor, a gate coupled to a bias node, and a drain coupled to the input node of the current comparator, and a fourth P-channel transistor having a source coupled to the drain of the second transistor, a gate coupled to the bias node, and a drain coupled to the output node of the current comparator.
  • the bias node is coupled to a source of bias voltage such as one volt less than VDD, or ground. If desired, the size of the second and fourth transistors can be made to be a multiple of the size of the first and third transistors.
  • the output node of the current comparator of the present invention can be used to provide either an output current indicative of the direction of the input current, or an output voltage indicative of the direction of the input current.
  • Figure 1 is schematic diagram of a current comparator according to the present invention including a wide swing N-channel current mirror coupled to a wide swing P-channel current mirror in which the inputs of the two current mirrors are coupled together to an input current node, and the outputs of the two current mirrors are coupled together to an output node.
  • FIG. 1 a detailed schematic diagram of the current comparator 100 of the present invention is shown.
  • the schematic diagram of FIG. 1 includes N-channel transistors N1-N4, as well as P-channel transistors P1-P4.
  • VDDA is the positive power, which typically varies between three volts and five volts
  • VSSA is the negative power supply, which typically varies between ground and negative two volts.
  • the transistors used is the schematic diagram of FIG.1 have a gate oxide on the order of about 70- 400 angstroms.
  • Current comparator 100 includes an input node MN for receiving a positive or negative input current and an output node VOUT/IOUT (the operation of which is explained in further detail below).
  • a first wide swing current mirror N1-N4 has an input coupled to the input node UN of the current comparator 100, a power node for receiving a first power supply voltage VSSA such as ground, and an output coupled to the output node of the current comparator VOUT/IOUT.
  • a second wide swing current mirror P1-P4 has an input coupled to the input node MN of the current comparator, a power node for receiving a second power supply voltage VDDA such as three volts, and an output coupled to the output node VOUT/IOUT of the current comparator 100.
  • the first wide swing current mirror N1-N4 includes a first N-channel transistor N1 having a source for receiving the first power supply voltage VSSA, a gate coupled to the input node of the current comparator 100, and a drain.
  • a second N-channel transistor N2 has a source for receiving the first power supply voltage VSSA, a gate coupled to the gate of the first transistor N1 , and a drain.
  • a third N-channel transistor N3 has a source coupled to the drain of the first transistor N1 , a gate coupled to a bias node VBN, and a drain coupled to the input node MN of the current comparator 100.
  • a fourth N- channel transistor N4 has a source coupled to the drain of the second transistor N2, a gate coupled to the bias node VBN, and a drain coupled to the output node of the current comparator VOUT/IOUT.
  • the bias node VBN is coupled to a source of bias voltage such as one volt, or VDDA, or other suitable bias voltage.
  • the size of the second and fourth transistors can be made to be a multiple of the size of the first and third transistors. This will impact the level of the output current, which is explained in further detail below.
  • the second wide swing current mirror P1-P4 includes a first P-channel transistor P1 having a source for receiving the second power supply voltage VDDA, a gate coupled to the input node of the current comparator MN, and a drain.
  • a second P-channel transistor P2 has a source for receiving the second power supply voltage VDDA, a gate coupled to the gate of the first transistor P1 , and a drain.
  • a third P-channel transistor has a source coupled to the drain of the first transistor P1 , a gate coupled to a bias node VBP, and a drain coupled to the input node of the current comparator MN.
  • a fourth P- channel transistor P4 has a source coupled to the drain of the second transistor P2, a gate coupled to the bias node VBP, and a drain coupled to the output node of the current comparator VOUT/IOUT.
  • the bias node VBP is coupled to a source of bias voltage such as one volt less than VDDA, or ground, or other suitable bias voltage.
  • the size of the second and fourth transistors can be made to be a multiple of the size of the first and third transistors. This will also impact the level of the output current, which is explained in further detail below. In operation, the output node VOUT/IOUT of the current comparator
  • 100 of the present invention can be used to provide either an output current indicative of the direction of the input current, or an output voltage indicative of the direction of the input current.
  • a positive input current flows into the first wide swing current mirror at the drain of transistor N3.
  • the output current flows into the first wide swing current mirror at the drain of transistor N4.
  • a negative input current flows out of the second wide swing current mirror at the drain of transistor P3.
  • the output current flows out of the second wide swing current mirror at the drain of transistor N4. If transistors N1-N4 and P1-P4 have the same size, then the input and output currents will have the same magnitude.
  • the magnitude of the output current will be that multiple of the input current. For example, if the size of transistors N2 and N4 and P2 and P4 are made a factor of four times the size of transistors N1 and N3 and P1 and P3, and the input current is 1 ⁇ A, then the output current will be 4 ⁇ A.
  • n-channel transistor sizes are provided:
  • VOUT/IOUT node As a voltage output. If a voltage output is used, the output node swings substantially between the VDDA and VSSA power supply voltages.
  • a positive input current provides a VSSA level output voltage, and a negative input current provides a VDDA level output voltage.
  • the body connection for the N-channel transistors is coupled to VSSA, whereas the body connection for the P- channel transistors is coupled to VDDA.
  • the performance of the current comparator of the present invention is markedly improved with respect to other known prior art current comparators, such as the one shown in my co- pending Patent Application Serial No. XX/XXX.XXX, entitled “HIGH SPEED VOLTAGE TRANSLATOR CIRCUIT", filed on March 17, 2006.
  • the current comparator of the present invention has the following specifications:
  • the input resistance is determined by the inverse of the sums of the gms of transistors P1 and N1 , which is about 1/(2 * 10 "3 ) or about 500 ⁇ .
  • the output resistance is determined by paralleling the output resistances of the first and second current mirrors. The output resistance of the first current mirror is given by:
  • the current comparator of the present invention has excellent switching response over a wide range of process conditions and operating voltages, excellent common mode rejection, and virtually no output offset with respect to input current.

Abstract

A current comparator includes an input node for receiving an input current, an output node, a first wide swing current mirror having an input coupled to the input node of the current comparator, a power node for receiving a first power supply voltage such as ground, and an output coupled to the output node of the current comparator, and a second wide swing current mirror having an input coupled to the input node of the current comparator, a power node for receiving a second power supply voltage such as VDD, and an output coupled to the output node of the current comparator. The output node can provide either a voltage or current output signal.

Description

CURRENT COMPARATOR USING WIDE SWING CURRENT MIRRORS
Related Application This application claims priority of U.S. Patent Appl. No. 11/384,013 entitled CURRENT COMPARATOR USING WIDE SWING CURRENT MIRRORS and filed March 17, 2006, which is incorporated herein in its entirety by this reference.
Background of the Invention Current comparator circuits, and particularly CMOS current comparator circuits, that have the ability to determine the direction of an input current and to provide a corresponding voltage or current output are known in the art. Current comparators are important building blocks used in the design of many types of analog and mixed analog/digital integrated circuits. Current comparators are widely used, for example, in data converters. While several designs for current comparators are known in the art, the requirements for improved accuracy and speed, and for lower costs imposed by the state of the art provide an ongoing challenge to constantly improve and simplify those existing designs. In many applications the performance of the current comparator circuit is critical in achieving the overall performance goals for the corresponding functional block or integrated circuit. Most simple existing designs are not able to achieve these performance goals if very high speed operation or accuracy is desired. More elaborate designs or processes other than CMOS processes may be used to achieve high speed and accuracy performance goals, but due to circuit complexity or process characteristics they can add unnecessary power dissipation, increased precious integrated circuit die area, and/or additional expense to the finished integrated circuit.
What is desired, therefore, is a high speed current comparator circuit that is able to achieve high bandwidth, excellent common mode range, high gain, and high output resistance, but is realized with a design that can be economically implemented in an integrated circuit. SUMMARY OF THE INVENTION
According to the present invention a current comparator includes an input node for receiving an input current, an output node, a first wide swing current mirror having an input coupled to the input node of the current comparator, a power node for receiving a first power supply voltage such as ground, and an output coupled to the output node of the current comparator, and a second wide swing current mirror having an input coupled to the input node of the current comparator, a power node for receiving a second power supply voltage such as VDD, and an output coupled to the output node of the current comparator.
The first wide swing current mirror includes a first N-channel transistor having a source for receiving the first power supply voltage, a gate coupled to the input node of the current comparator, and a drain, a second N-channel transistor having a source for receiving the first power supply voltage, a gate coupled to the gate of the first transistor, and a drain, a third N-channel transistor having a source coupled to the drain of the first transistor, a gate coupled to a bias node, and a drain coupled to the input node of the current comparator, and a fourth N-channel transistor having a source coupled to the drain of the second transistor, a gate coupled to the bias node, and a drain coupled to the output node of the current comparator. The bias node is coupled to a source of bias voltage such as one volt, or VDD. If desired, the size of the second and fourth transistors can be made to be a multiple of the size of the first and third transistors.
The second wide swing current mirror includes a first P-channel transistor having a source for receiving the second power supply voltage, a gate coupled to the input node of the current comparator, and a drain, a second P-channel transistor having a source for receiving the second power supply voltage, a gate coupled to the gate of the first transistor, and a drain, a third P-channel transistor having a source coupled to the drain of the first transistor, a gate coupled to a bias node, and a drain coupled to the input node of the current comparator, and a fourth P-channel transistor having a source coupled to the drain of the second transistor, a gate coupled to the bias node, and a drain coupled to the output node of the current comparator. The bias node is coupled to a source of bias voltage such as one volt less than VDD, or ground. If desired, the size of the second and fourth transistors can be made to be a multiple of the size of the first and third transistors. In operation, the output node of the current comparator of the present invention can be used to provide either an output current indicative of the direction of the input current, or an output voltage indicative of the direction of the input current.
BRIEF DESCRIPTION OF THE DRAWINGS The aforementioned and other features and objects of the present invention and the manner of attaining them will become more apparent and the invention itself will be best understood by reference to the following description of a preferred embodiment taken in conjunction with the accompanying drawings, wherein: Figure 1 is schematic diagram of a current comparator according to the present invention including a wide swing N-channel current mirror coupled to a wide swing P-channel current mirror in which the inputs of the two current mirrors are coupled together to an input current node, and the outputs of the two current mirrors are coupled together to an output node. DETAILED DESCRIPTION
Referring now to FIG. 1 , a detailed schematic diagram of the current comparator 100 of the present invention is shown. The schematic diagram of FIG. 1 includes N-channel transistors N1-N4, as well as P-channel transistors P1-P4. In FIG. 1 , VDDA is the positive power, which typically varies between three volts and five volts, and VSSA is the negative power supply, which typically varies between ground and negative two volts. The transistors used is the schematic diagram of FIG.1 have a gate oxide on the order of about 70- 400 angstroms.
Current comparator 100 includes an input node MN for receiving a positive or negative input current and an output node VOUT/IOUT (the operation of which is explained in further detail below). A first wide swing current mirror N1-N4 has an input coupled to the input node UN of the current comparator 100, a power node for receiving a first power supply voltage VSSA such as ground, and an output coupled to the output node of the current comparator VOUT/IOUT. A second wide swing current mirror P1-P4 has an input coupled to the input node MN of the current comparator, a power node for receiving a second power supply voltage VDDA such as three volts, and an output coupled to the output node VOUT/IOUT of the current comparator 100. The first wide swing current mirror N1-N4 includes a first N-channel transistor N1 having a source for receiving the first power supply voltage VSSA, a gate coupled to the input node of the current comparator 100, and a drain. A second N-channel transistor N2 has a source for receiving the first power supply voltage VSSA, a gate coupled to the gate of the first transistor N1 , and a drain. A third N-channel transistor N3 has a source coupled to the drain of the first transistor N1 , a gate coupled to a bias node VBN, and a drain coupled to the input node MN of the current comparator 100. A fourth N- channel transistor N4 has a source coupled to the drain of the second transistor N2, a gate coupled to the bias node VBN, and a drain coupled to the output node of the current comparator VOUT/IOUT. The bias node VBN is coupled to a source of bias voltage such as one volt, or VDDA, or other suitable bias voltage. If desired, the size of the second and fourth transistors can be made to be a multiple of the size of the first and third transistors. This will impact the level of the output current, which is explained in further detail below.
The second wide swing current mirror P1-P4 includes a first P-channel transistor P1 having a source for receiving the second power supply voltage VDDA, a gate coupled to the input node of the current comparator MN, and a drain. A second P-channel transistor P2 has a source for receiving the second power supply voltage VDDA, a gate coupled to the gate of the first transistor P1 , and a drain. A third P-channel transistor has a source coupled to the drain of the first transistor P1 , a gate coupled to a bias node VBP, and a drain coupled to the input node of the current comparator MN. A fourth P- channel transistor P4 has a source coupled to the drain of the second transistor P2, a gate coupled to the bias node VBP, and a drain coupled to the output node of the current comparator VOUT/IOUT. The bias node VBP is coupled to a source of bias voltage such as one volt less than VDDA, or ground, or other suitable bias voltage. If desired, the size of the second and fourth transistors can be made to be a multiple of the size of the first and third transistors. This will also impact the level of the output current, which is explained in further detail below. In operation, the output node VOUT/IOUT of the current comparator
100 of the present invention can be used to provide either an output current indicative of the direction of the input current, or an output voltage indicative of the direction of the input current.
The following description is related to the use of the output terminal VOUT/IOUT for providing an output current. A positive input current flows into the first wide swing current mirror at the drain of transistor N3. The output current flows into the first wide swing current mirror at the drain of transistor N4. Alternatively, a negative input current flows out of the second wide swing current mirror at the drain of transistor P3. The output current flows out of the second wide swing current mirror at the drain of transistor N4. If transistors N1-N4 and P1-P4 have the same size, then the input and output currents will have the same magnitude. If the size of transistors N4 and N2 are made a multiple of the size of transistors N1 and N3, and if the size of transistors P2 and P4 are made the same multiple of the size of transistors P1 and P4, then the magnitude of the output current will be that multiple of the input current. For example, if the size of transistors N2 and N4 and P2 and P4 are made a factor of four times the size of transistors N1 and N3 and P1 and P3, and the input current is 1 μA, then the output current will be 4 μA.
In the example of FIG. 1 , the following n-channel transistor sizes are provided:
N1 5μm * 1 μm N2 5μm * 1 μm N3 10μm * 1 μm N4 10μm x 1 μm
In the example of FIG. 1 , the following p-channel transistor sizes are provided:
P1 10μm * 1 μm P2 10μm x 1 μm
P3 10μm * 1 μm
P4 10μm * 1 μm
The following description pertains to using the VOUT/IOUT node as a voltage output. If a voltage output is used, the output node swings substantially between the VDDA and VSSA power supply voltages. A positive input current provides a VSSA level output voltage, and a negative input current provides a VDDA level output voltage.
In the example of FIG. 1 , the body connection for the N-channel transistors is coupled to VSSA, whereas the body connection for the P- channel transistors is coupled to VDDA.
With a typical CMOS process, the performance of the current comparator of the present invention is markedly improved with respect to other known prior art current comparators, such as the one shown in my co- pending Patent Application Serial No. XX/XXX.XXX, entitled "HIGH SPEED VOLTAGE TRANSLATOR CIRCUIT", filed on March 17, 2006. The current comparator of the present invention has the following specifications:
High Bandwidth 70 MHz
Reduced Input Impedance 500 Ω
Increased Output Resistance 1012 Ω Increased Gain 2 * 109
The input resistance is determined by the inverse of the sums of the gms of transistors P1 and N1 , which is about 1/(2 * 10"3) or about 500 Ω. The output resistance is determined by paralleling the output resistances of the first and second current mirrors. The output resistance of the first current mirror is given by:
ROUT1 = gmN4/(gdsN4 * gdsN2) [1] The output resistance of the second current mirror is given by:
ROUT2 = gmP4/(gdsp4 x gdsP2) [2]
Since the value of gm is about 10~3 and the value of gds is about 10~6, the parallel combination of ROUT1 and ROUT2 is about 1012 Ω. The current comparator of the present invention has excellent switching response over a wide range of process conditions and operating voltages, excellent common mode rejection, and virtually no output offset with respect to input current.
While there have been described above the principles of the present invention in conjunction with specific memory architectures and methods of operation, it is to be clearly understood that the foregoing description is made only by way of example and not as a limitation to the scope of the invention. Particularly, it is recognized that the teachings of the foregoing disclosure will suggest other modifications to those persons skilled in the relevant art. Such modifications may involve other features which are already known per se and which may be used instead of or in addition to features already described herein. Although claims have been formulated in this application to particular combinations of features, it should be understood that the scope of the disclosure herein also includes any novel feature or any novel combination of features disclosed either explicitly or implicitly or any generalization or modification thereof which would be apparent to persons skilled in the relevant art, whether or not such relates to the same invention as presently claimed in any claim and whether or not it mitigates any or all of the same technical problems as confronted by the present invention. The applicants hereby reserve the right to formulate new claims to such features and/or combinations of such features during the prosecution of the present application or of any further application derived therefrom.

Claims

We Claim:
1. A current comparator comprising: an input node for receiving an input current; an output node; a first wide swing current mirror having an input coupled to the input node of the current comparator, a power node for receiving a first power supply voltage, and an output coupled to the output node of the current comparator; and a second wide swing current mirror having an input coupled to the input node of the current comparator, a power node for receiving a second power supply voltage, and an output coupled to the output node of the current comparator.
2. The current comparator of claim 1 , wherein the first wide swing current mirror comprises: a first transistor having a source for receiving the first power supply voltage, a gate coupled to the input node of the current comparator, and a drain; a second transistor having a source for receiving the first power supply voltage, a gate coupled to the gate of the first transistor, and a drain; a third transistor having a source coupled to the drain of the first transistor, a gate coupled to a bias node, and a drain coupled to the input node of the current comparator; and a fourth transistor having a source coupled to the drain of the second transistor, a gate coupled to the bias node, and a drain coupled to the output node of the current comparator.
3. The current comparator of claim 2, wherein the first, second, third, and fourth transistors comprise N-channel transistors.
4. The current comparator of claim 2, wherein the first power supply voltage comprises ground.
5. The current comparator of claim 2, wherein the bias node is coupled to a source of bias voltage.
6. The current comparator of claim 5, wherein the bias voltage is substantially equal to one volt.
7. The current comparator of claim 5, wherein the bias voltage is substantially equal to VDD.
8. The current comparator of claim 2, wherein the size of the second and fourth transistors is a multiple of the size of the first and third transistors.
9. The current comparator of claim 1 , wherein the second wide swing current mirror comprises: a first transistor having a source for receiving the second power supply voltage, a gate coupled to the input node of the current comparator, and a drain; a second transistor having a source for receiving the second power supply voltage, a gate coupled to the gate of the first transistor, and a drain; a third transistor having a source coupled to the drain of the first transistor, a gate coupled to a bias node, and a drain coupled to the input node of the current comparator; and a fourth transistor having a source coupled to the drain of the second transistor, a gate coupled to the bias node, and a drain coupled to the output node of the current comparator.
10. The current comparator of claim 9, wherein the first, second, third, and fourth transistors comprise P-channel transistors.
11. The current comparator of claim 9, wherein the second power supply voltage comprises VDD.
12. The current comparator of claim 9, wherein the bias node is coupled to a source of bias voltage.
13. The current comparator of claim 12, wherein the bias voltage is substantially equal to one volt less than VDD.
14. The current comparator of claim 12, wherein the bias voltage is substantially equal to ground.
15. The current comparator of claim 9, wherein the size of the second and fourth transistors is a multiple of the size of the first and third transistors.
16. A current comparison method comprising: providing a first wide swing current mirror having an input coupled to an input node of the current comparator, a power node for receiving a first power supply voltage, and an output coupled to the output node of the current comparator; and providing a second wide swing current mirror having an input coupled to the input node of the current comparator, a power node for receiving a second power supply voltage, and an output coupled to the output node of the current comparator.
17. The current comparison method of claim 16 further comprising using the output node to provide an output current indicative of the direction of the input current.
18. The current comparison method of claim 16 further comprising using the output node to provide an output voltage indicative of the direction of the input current.
19. The current comparison method of claim 16 wherein providing a first wide swing current mirror comprises providing an N-channel wide swing current mirror.
20. The current comparison method of claim 16 wherein providing a second wide swing current mirror comprises providing a P-channel wide swing current mirror.
PCT/US2007/063818 2006-03-17 2007-03-12 Current comparator using wide swing current mirrors WO2007109453A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/384,013 US7583108B2 (en) 2006-03-17 2006-03-17 Current comparator using wide swing current mirrors
US11/384,013 2006-03-17

Publications (2)

Publication Number Publication Date
WO2007109453A2 true WO2007109453A2 (en) 2007-09-27
WO2007109453A3 WO2007109453A3 (en) 2008-01-24

Family

ID=38517162

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2007/063818 WO2007109453A2 (en) 2006-03-17 2007-03-12 Current comparator using wide swing current mirrors

Country Status (2)

Country Link
US (1) US7583108B2 (en)
WO (1) WO2007109453A2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN117278004B (en) * 2023-11-21 2024-02-06 拓尔微电子股份有限公司 Comparison circuit

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6970022B1 (en) * 2003-09-18 2005-11-29 Lattice Semiconductor Corporation Controlled hysteresis comparator with rail-to-rail input

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4918336A (en) 1987-05-19 1990-04-17 Gazelle Microcircuits, Inc. Capacitor coupled push pull logic circuit
US4814635A (en) 1987-11-27 1989-03-21 Motorola, Inc. Voltage translator circuit
US5034635A (en) 1990-03-30 1991-07-23 Texas Instruments Incorporated Positive to negative voltage translator circuit and method of operation
US5287536A (en) 1990-04-23 1994-02-15 Texas Instruments Incorporated Nonvolatile memory array wordline driver circuit with voltage translator circuit
KR940004408B1 (en) 1991-08-23 1994-05-25 삼성전자 주식회사 Automatic stress mode test device of semiconductor memory device
JP2882163B2 (en) * 1992-02-26 1999-04-12 日本電気株式会社 Comparator
US5488321A (en) 1993-04-07 1996-01-30 Rambus, Inc. Static high speed comparator
DE69632304D1 (en) 1996-02-12 2004-06-03 St Microelectronics Srl CMOS voltage converter
US6037890A (en) * 1997-09-30 2000-03-14 Intel Corporation Ultra high speed, low power, flash A/D converter utilizing a current mode regenerative comparator
US6160421A (en) 1998-10-22 2000-12-12 Microchip Technology, Incorporated Voltage translator circuit which allows for variable low voltage signal translation
KR100312941B1 (en) * 1998-12-15 2002-02-28 김영환 Current Comparator
US6232801B1 (en) * 1999-08-04 2001-05-15 Vlsi Technology, Inc. Comparators and comparison methods
US6331797B1 (en) 1999-11-23 2001-12-18 Philips Electronics North America Corporation Voltage translator circuit
JP2002111479A (en) 2000-09-29 2002-04-12 Ricoh Co Ltd Level-shift circuit
US6320427B1 (en) * 2000-10-11 2001-11-20 Winbond Electronics Corp. High-speed, low-power continuous-time CMOS current comparator
US6617915B2 (en) * 2001-10-24 2003-09-09 Zarlink Semiconductor (U.S.) Inc. Low power wide swing current mirror
US6680605B2 (en) * 2002-05-06 2004-01-20 Exar Corporation Single-seed wide-swing current mirror
TW569545B (en) * 2002-10-24 2004-01-01 Endpoints Technology Corp Analog/digital converter
US6774698B1 (en) 2003-01-30 2004-08-10 Agere Systems Inc. Voltage translator circuit for a mixed voltage circuit
US7015736B1 (en) * 2003-07-17 2006-03-21 Irf Semiconductor, Inc. Symmetric charge pump
US7005896B2 (en) * 2003-09-29 2006-02-28 Via Technologies, Inc. High-speed low-noise charge pump
KR100577560B1 (en) 2003-12-23 2006-05-08 삼성전자주식회사 semiconductor memory device having internal circuit responding to temperature sensing data
US7167053B2 (en) 2004-10-29 2007-01-23 International Business Machines Corporation Integrated circuit amplifier device and method using FET tunneling gate current

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6970022B1 (en) * 2003-09-18 2005-11-29 Lattice Semiconductor Corporation Controlled hysteresis comparator with rail-to-rail input

Also Published As

Publication number Publication date
WO2007109453A3 (en) 2008-01-24
US20070216447A1 (en) 2007-09-20
US7583108B2 (en) 2009-09-01

Similar Documents

Publication Publication Date Title
US6819142B2 (en) Circuit for transforming a differential mode signal into a single ended signal with reduced standby current consumption
US6847234B2 (en) Comparison apparatus operated at a low voltage
US8324955B2 (en) Level shifter design
US7605615B2 (en) Voltage comparator circuit
US9077324B2 (en) Clamp circuit and method for clamping voltage
JP2008067143A (en) Differential amplifier circuit and sample-and-hold circuit
US7906992B2 (en) High speed latch comparators
US7619459B2 (en) High speed voltage translator circuit
US7573302B2 (en) Differential signal comparator
JP2005268895A (en) Switching circuit
US7583108B2 (en) Current comparator using wide swing current mirrors
US6975153B2 (en) Low power input with hysteresis circuit and methods therefor
WO2018203149A1 (en) Strongarm latch comparator and method
EP1091485A1 (en) Input stage for buffer with negative feedback
KR101939147B1 (en) Variable Voltage Reference Generator and Analog-to-Digital Converter using thereof
JP2007243656A (en) A/d converter
JP3252875B2 (en) Voltage comparator
US20040145389A1 (en) High speed current mode NOR logic circuit
US11381207B2 (en) Apparatus and method for an analog to digital converter
JP2008283633A (en) Capacitance circuit
US7236030B2 (en) Method to implement hysteresis in a MOSFET differential pair input stage
JPH08330928A (en) Offset cancel circuit for analog switch
JP3077664B2 (en) Input circuit
US20080042715A1 (en) Delay circuit
JPH1155087A (en) Comparator and a/d converting circuit

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07758374

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 07758374

Country of ref document: EP

Kind code of ref document: A2