WO2007112163A2 - Error correction device and methods thereof - Google Patents

Error correction device and methods thereof Download PDF

Info

Publication number
WO2007112163A2
WO2007112163A2 PCT/US2007/062533 US2007062533W WO2007112163A2 WO 2007112163 A2 WO2007112163 A2 WO 2007112163A2 US 2007062533 W US2007062533 W US 2007062533W WO 2007112163 A2 WO2007112163 A2 WO 2007112163A2
Authority
WO
WIPO (PCT)
Prior art keywords
data
error correction
memory device
uncorrected
bus interface
Prior art date
Application number
PCT/US2007/062533
Other languages
French (fr)
Other versions
WO2007112163A3 (en
Inventor
Anis M. Jarrar
Jim C. Nash
Original Assignee
Freescale Semiconductor Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc. filed Critical Freescale Semiconductor Inc.
Priority to CN2007800109784A priority Critical patent/CN101536110B/en
Publication of WO2007112163A2 publication Critical patent/WO2007112163A2/en
Publication of WO2007112163A3 publication Critical patent/WO2007112163A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1068—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices in sector programmable memories, e.g. flash disk
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/38—Response verification devices
    • G11C29/42—Response verification devices using error correcting codes [ECC] or parity check
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers

Definitions

  • the present disclosure relates to error correction and more particularly to error correction for memory devices.
  • RAM random access memory
  • flash memory flash memory
  • hard disk drives can contain storage errors. These errors can result from physical factors of the memory device or other factors. Memory errors can lead to erroneous data being read from the memory device, and frequent or repeated errors can result in poor device operation.
  • a device can employ error correction techniques.
  • a memory device can store error correction code (ECC) data for memory locations in the memory device.
  • ECC data contains parity or other data that allows the device to detect errors.
  • the ECC data can contain error correction data that allows the device to correct detected errors.
  • error correction can be performed each time data is read from a memory.
  • performing error correction can reduce system efficiency. For example, an error correction operation on 64 bits of data with eight error correction bits may require 20 or more levels of combinatorial logic.
  • performing error correction can increase the data latency, or if operating in a pipelined system, the number of wait states experienced by a processor when reading from the memory.
  • FIG. 1 is a block diagram of a particular embodiment of a device that performs error correction according to the present disclosure
  • FIG. 2 is a block diagram of the bus interface illustrated in FIG. 1;
  • FIG. 3 is a block diagram of an error correction module illustrated in FIG. 1 ;
  • FIG. 4 is a diagram of a particular timing arrangement for the device illustrated in FIG. 1.
  • a device for error correction and methods thereof includes retrieving raw data from a memory device during a first operational phase of the error correction device.
  • the raw data is retrieved by a bus interface device that interfaces with a variety of memory devices.
  • the raw data is outputted from the bus interface device to the bus master.
  • error correction data is calculated, and error correction is performed on the raw data during the second operational phase.
  • FIG. 1 a block diagram of a particular embodiment of a data processing system 100 that performs error correction is illustrated.
  • Components of the data processing system 100 may all be combined on a single integrated circuit, in which case the data processing system 100 may be referred to as a system-on-a-chip (SOC).
  • the data processing system 100 includes a bus master 102 having an input and an output.
  • the bus master 102 may be a processor, a direct memory access (DMA) device, or other device capable of initiating access to or from a memory.
  • DMA direct memory access
  • the data processing system 100 further includes an address bus 114.
  • the address bus 114 is connected to the output of the bus master 102.
  • the data processing system 100 also includes a memory device 104 and a memory device 106.
  • the memory devices 104 and 106 each include inputs connected to the address bus 114 and each include first and second outputs.
  • Each of the memory devices 104 and 106 can be a non-volatile memory device, such as a flash memory device, a dynamic RAM (DRAM) device, a static RAM (SRAM) device, or other type of memory device.
  • the memory devices 104 and 106 can each be a different type of memory device.
  • the data processing system 100 is shown as having two memory devices for illustrative purposes, it will be appreciated that the data processing system 100 may incorporate any number of memory devices.
  • the data processing system 100 includes an error correction calculation module 108 having inputs connected to the first outputs of the memory device 104 and the memory device 106.
  • the error correction calculation module 108 includes an output.
  • the error calculation module 108 includes a hardware module comprised of combinational logic elements for calculating error correction data (not shown).
  • the data processing system 100 also includes a bus interface 110 having inputs connected to the first outputs of the memory devices 104 and 106.
  • the bus interface 110 includes an output.
  • the bus interface may include a cross bar switch or other appropriate bus interface device as will be described with respect to FIG. 2, below.
  • the data processing system 100 further includes an error correction module 112 having a first input connected to the output of the bus interface 110 and a second input connected to the output of the error correction calculation module 108.
  • the error correction module 112 also includes an output connected to the input of the bus master 102.
  • the bus master 102 accesses the memory devices 104 and 106 synchronously. Accordingly, the timing of operations of the bus master 102, the bus interface 110, and the memory devices 104 and 106 are synchronized by a device clock signal. In addition, access to the memory devices 104 and 106 typically takes place over a number of operational phases of the data processing system 100. Each operational phase may require one or more cycles of the device clock signal. Further, in alternative particular embodiments, the data processing system 100 can operate asynchronously.
  • the bus master 102 retrieves data from one of the memory devices 104 and 106
  • the retrieval occurs in three operational phases: an address phase; a data retrieval phase; and a data transfer phase.
  • error processing including calculation of error correction data and correction of raw data, takes place during the data transfer phase, rather than the data retrieval phase. Accordingly, error processing is performed in parallel with transferring the data from the bus interface 110 to the error correction module 112 and to the bus master 102.
  • the amount of time the bus master 102 must wait for error corrected data is reduced, thereby improving the efficiency of the data processing system 100.
  • the bus master 102 initiates the access by providing an address to the memory devices 104 and 106 via the address bus 114.
  • Each of the memory devices 104 and 106 includes a plurality of memory locations, each memory location associated with an address. Accordingly, if the memory device 104 determines that the address sent by the bus master 102 is associated with one of its memory locations, it will transfer the raw data stored at the memory location to the bus interface 110.
  • the memory device 106 operates in similar fashion.
  • the raw data sent by either the memory device 104 or the memory device 106 is latched at the bus interface 110.
  • error processing is performed prior to latching data at the bus interface 110. This increases the time required for the data retrieval phase, thereby lengthening the data latency and reducing device throughput and overall system performance.
  • the bus master 102 typically enters a wait state until it has received the data retrieved from the memory device 104 or the memory device 106. By performing error processing in parallel with multiplexing data from other memory devices, the number of wait states can be decreased, thereby improving the performance of the data processing system 100.
  • the raw data is sent from the bus interface 110 to the error correction module 112.
  • This transfer operation can include making the latched data available to the error correction module 112.
  • the error correction calculation module 108 retrieves error correction information from the memory device that is providing the raw data.
  • the error correction information may be an error correction syndrome associated with the raw data.
  • the error correction calculation module 108 calculates error correction data associated with the raw data.
  • the error correction module receives the error correction data from the error calculation module 108 and applies the error correction data to the raw data received from the bus interface 110 to produce error corrected data.
  • the error corrected data is provided to the bus master 102 during the data transfer phase.
  • the bus master 102 can then repeat the described operations to retrieve additional data from the memory devices 104 and 106.
  • the bus interface 110 includes a cross bar switch 202, a memory device interface 204, and a memory device interface 206.
  • the cross bar switch 202 includes two input connections and an output.
  • the memory device interface 204 includes an input connection from a memory device (not shown), such as the memory device 104 of FIG.1.
  • the memory device interface 204 also includes an output connected to an input of the cross bar switch 202.
  • the memory device interface 206 includes an input connection to a different memory device than is connected to the memory device 204, such as the memory device 106 of FIG.1.
  • the memory device interface 206 further includes an output connection connected to an input of the cross bar switch 202.
  • the memory device interface 204 and the memory device interface 206 typically contain latches (not shown) to allow memories to be accessed efficiently in a pipelined fashion.
  • the memory device interface 204 and the memory device interface 206 communicate with their respective memory devices.
  • the memory device interface 204 and the memory device interface 206 can each interface with a different type of memory device.
  • the memory device interface 204 can interface with a flash memory device while the memory device interface 206 can interface with a RAM device.
  • raw data from the appropriate memory device is latched at the memory device interface associated with the memory device.
  • the memory device interface can perform the necessary operations to ensure that the raw data is retrieved and latched. These operations can vary depending on the type of memory associated with the memory device interface.
  • the cross bar switch 202 transfers the raw data to the error correction module. As described above with respect to FIG. 1, the cross bar switch 202 transfers the raw data during a data transfer phase.
  • the cross bar switch 202 includes a multi- port switch that allows multiple master devices to communicate to multiple slave devices concurrently over a bus and is designed to reduce bus arbitration delays.
  • the error correction module 112 includes a plurality of XOR gates (e.g. sixty-four XOR gates, including XOR gates 302, 304, 306, and 308).
  • XOR gates e.g. sixty-four XOR gates, including XOR gates 302, 304, 306, and 308.
  • the XOR gate 302 includes a first input to receive a first uncorrected bit labeled "Uncorrected Bit 0", a second input to receive a first correction bit labeled “Correction Bit 0" and an output to provide a corrected data bit, labeled "Corrected Bit 0."
  • the XOR gates 304- 308 are each configured in a similar fashion to receive additional uncorrected bits and correction bits, and to provide additional corrected bits as illustrated in FIG. 3.
  • the XOR gates 302-308 receive separate individual bits of an uncorrected, or raw, 64-bit data word. This raw data word is received from a bus interface, such as the bus interface 110 illustrated in FIG. 2.
  • the XOR gates 302-308 also each receive a correction bit associated with the received data bit.
  • An error correction calculation module such as the error correction calculation module 108 of FIG 1, provides these correction bits.
  • the correction bit is asserted when an error is detected for the associated uncorrected data bit. This ensures that the XOR gate associated with the uncorrected data bit will produce an output that is the inverse of the data bit, thereby providing a corrected data bit.
  • the outputs of the XOR gates 302-208 thus provide corrected data to the bus master 102.
  • One of skill in the art will appreciate that the illustrated embodiment uses a single level of logic to perform error correction, allowing for rapid correction of errors. This also allows both error calculation and error correction to be performed during the data transfer phase, as discussed with respect to FIG. 1.
  • the error correction module 112 may be implemented in other ways.
  • the error correction module 112 can include different combinational logic implementations.
  • FIG. 4 a diagram of a particular timing arrangement for the data processing system 100 illustrated in FIG. 1 is depicted.
  • the diagram illustrates a clock signal 402 having multiple edges.
  • the diagram further illustrates an address phase timing signal 404, a wait state signal 406, a data state signal 412, and a wait state signal 410.
  • the wait state signal 406 illustrates the number of wait states for a conventional system that performs error correction prior to providing data to a bus master
  • the wait state signal 410 illustrates the number of wait states for a system that performs error correction during a data transfer phase.
  • valid data is placed on an address bus after a first edge of the clock signal 402.
  • the wait state signal 406 indicates that the associated system undergoes two wait states before corrected data is latched at a bus interface.
  • the data latched at the bus interface is latched at the bus master on the next rising edge of the clock signal 402.
  • the system that performs error correction during the transfer cycle undergoes only one wait state.
  • the bus interface latches the raw uncorrected data and, at the next rising edge of the clock signal 402, corrected data is latched at the bus master.
  • the system that performs error correction during a transfer cycle is able to latch data at the bus master at least one clock cycle more quickly than a system which performs error correction prior to latching the data at a bus interface.
  • Alternate embodiments may use different timing arrangements from the arrangement illustrated in FIG. 4.

Abstract

A device for error correction and methods thereof are disclosed. The method includes retrieving raw data from a memory device (104, 106) during a first operational phase of the error correction device. The raw data is retrieved by a bus interface device (110) that interfaces with a variety of memory devices (104, 106). During a second operational phase, the raw data is outputted from the bus interface device to the bus master (102). In addition, error correction data is calculated (108), and error correction is performed on the raw data during the second operational phase (112). By retrieving the raw data before performing error correction, and by outputting the raw data and correcting the raw data during the same operational phase, data may be retrieved from the memory (104, 106) more rapidly.

Description

ERROR CORRECTION DEVICE AND METHODS THEREOF
FIELD OF THE DISCLOSURE
[0001] The present disclosure relates to error correction and more particularly to error correction for memory devices.
BACKGROUND
[0002] Memory devices, such as random access memory (RAM), flash memory, and hard disk drives, can contain storage errors. These errors can result from physical factors of the memory device or other factors. Memory errors can lead to erroneous data being read from the memory device, and frequent or repeated errors can result in poor device operation.
[0003] In order to reduce the impact of memory storage errors, a device can employ error correction techniques. For example, a memory device can store error correction code (ECC) data for memory locations in the memory device. The ECC data contains parity or other data that allows the device to detect errors. In addition, the ECC data can contain error correction data that allows the device to correct detected errors.
[0004] To improve memory reliability, error correction can be performed each time data is read from a memory. However, performing error correction can reduce system efficiency. For example, an error correction operation on 64 bits of data with eight error correction bits may require 20 or more levels of combinatorial logic. Thus, performing error correction can increase the data latency, or if operating in a pipelined system, the number of wait states experienced by a processor when reading from the memory.
[0005] Therefore, it is desirable to provide a device that performs error correction without undesirably reducing system efficiency.
BRIEF DESCRIPTION OF THE DRAWINGS
[0006] FIG. 1 is a block diagram of a particular embodiment of a device that performs error correction according to the present disclosure;
[0007] FIG. 2 is a block diagram of the bus interface illustrated in FIG. 1; [0008] FIG. 3 is a block diagram of an error correction module illustrated in FIG. 1 ; and
[0009] FIG. 4 is a diagram of a particular timing arrangement for the device illustrated in FIG. 1.
[0010] The use of the same reference symbols in different drawings indicates similar or identical items.
DESCRIPTION OF THE DRAWINGS
[0011] A device for error correction and methods thereof are disclosed. The method includes retrieving raw data from a memory device during a first operational phase of the error correction device. The raw data is retrieved by a bus interface device that interfaces with a variety of memory devices. During a second operational phase, the raw data is outputted from the bus interface device to the bus master. In addition, error correction data is calculated, and error correction is performed on the raw data during the second operational phase. By retrieving the raw data before performing error correction, and by outputting the raw data and correction the raw data during the same operational phase, data may be retrieved from the memory more rapidly.
[0012] Referring to FIG. 1 , a block diagram of a particular embodiment of a data processing system 100 that performs error correction is illustrated. Components of the data processing system 100 may all be combined on a single integrated circuit, in which case the data processing system 100 may be referred to as a system-on-a-chip (SOC). The data processing system 100 includes a bus master 102 having an input and an output. The bus master 102 may be a processor, a direct memory access (DMA) device, or other device capable of initiating access to or from a memory.
[0013] The data processing system 100 further includes an address bus 114. The address bus 114 is connected to the output of the bus master 102. The data processing system 100 also includes a memory device 104 and a memory device 106. The memory devices 104 and 106 each include inputs connected to the address bus 114 and each include first and second outputs. Each of the memory devices 104 and 106 can be a non-volatile memory device, such as a flash memory device, a dynamic RAM (DRAM) device, a static RAM (SRAM) device, or other type of memory device. The memory devices 104 and 106 can each be a different type of memory device. In addition, although the data processing system 100 is shown as having two memory devices for illustrative purposes, it will be appreciated that the data processing system 100 may incorporate any number of memory devices.
[0014] Further, the data processing system 100 includes an error correction calculation module 108 having inputs connected to the first outputs of the memory device 104 and the memory device 106. In addition, the error correction calculation module 108 includes an output. The error calculation module 108 includes a hardware module comprised of combinational logic elements for calculating error correction data (not shown).
[0015] The data processing system 100 also includes a bus interface 110 having inputs connected to the first outputs of the memory devices 104 and 106. In addition, the bus interface 110 includes an output. The bus interface may include a cross bar switch or other appropriate bus interface device as will be described with respect to FIG. 2, below.
[0016] The data processing system 100 further includes an error correction module 112 having a first input connected to the output of the bus interface 110 and a second input connected to the output of the error correction calculation module 108. The error correction module 112 also includes an output connected to the input of the bus master 102.
[0017] During operation, the bus master 102 accesses the memory devices 104 and 106 synchronously. Accordingly, the timing of operations of the bus master 102, the bus interface 110, and the memory devices 104 and 106 are synchronized by a device clock signal. In addition, access to the memory devices 104 and 106 typically takes place over a number of operational phases of the data processing system 100. Each operational phase may require one or more cycles of the device clock signal. Further, in alternative particular embodiments, the data processing system 100 can operate asynchronously.
[0018] For example, when the bus master 102 retrieves data from one of the memory devices 104 and 106, the retrieval occurs in three operational phases: an address phase; a data retrieval phase; and a data transfer phase. According to one aspect of the present disclosure, error processing, including calculation of error correction data and correction of raw data, takes place during the data transfer phase, rather than the data retrieval phase. Accordingly, error processing is performed in parallel with transferring the data from the bus interface 110 to the error correction module 112 and to the bus master 102. By moving error processing from the data retrieval phase to the data transfer phase, the amount of time the bus master 102 must wait for error corrected data is reduced, thereby improving the efficiency of the data processing system 100.
[0019] During the address phase, the bus master 102 initiates the access by providing an address to the memory devices 104 and 106 via the address bus 114. Each of the memory devices 104 and 106 includes a plurality of memory locations, each memory location associated with an address. Accordingly, if the memory device 104 determines that the address sent by the bus master 102 is associated with one of its memory locations, it will transfer the raw data stored at the memory location to the bus interface 110. The memory device 106 operates in similar fashion.
[0020] During the data retrieval phase, the raw data sent by either the memory device 104 or the memory device 106 is latched at the bus interface 110. In some conventional systems, error processing is performed prior to latching data at the bus interface 110. This increases the time required for the data retrieval phase, thereby lengthening the data latency and reducing device throughput and overall system performance. For example, the bus master 102 typically enters a wait state until it has received the data retrieved from the memory device 104 or the memory device 106. By performing error processing in parallel with multiplexing data from other memory devices, the number of wait states can be decreased, thereby improving the performance of the data processing system 100.
[0021] During the data transfer phase, the raw data is sent from the bus interface 110 to the error correction module 112. This transfer operation can include making the latched data available to the error correction module 112. Also during the data transfer phase, the error correction calculation module 108 retrieves error correction information from the memory device that is providing the raw data. In a particular embodiment, the error correction information may be an error correction syndrome associated with the raw data. The error correction calculation module 108 calculates error correction data associated with the raw data.
[0022] During the data transfer phase, the error correction module receives the error correction data from the error calculation module 108 and applies the error correction data to the raw data received from the bus interface 110 to produce error corrected data. The error corrected data is provided to the bus master 102 during the data transfer phase. The bus master 102 can then repeat the described operations to retrieve additional data from the memory devices 104 and 106.
[0023] It will be appreciated that, although the operation of the data processing system 100 has been described with respect to three phases of operation for illustrative purposes, the data processing system 100 may, in alternative particular embodiments, operate in more than or fewer than three operational phases.
[0024] Referring to FIG. 2, a block diagram of the bus interface 110 illustrated in FIG. 1 is depicted. The bus interface 110 includes a cross bar switch 202, a memory device interface 204, and a memory device interface 206. The cross bar switch 202 includes two input connections and an output. The memory device interface 204 includes an input connection from a memory device (not shown), such as the memory device 104 of FIG.1. The memory device interface 204 also includes an output connected to an input of the cross bar switch 202. The memory device interface 206 includes an input connection to a different memory device than is connected to the memory device 204, such as the memory device 106 of FIG.1. The memory device interface 206 further includes an output connection connected to an input of the cross bar switch 202. The memory device interface 204 and the memory device interface 206 typically contain latches (not shown) to allow memories to be accessed efficiently in a pipelined fashion.
[0025] During operation, the memory device interface 204 and the memory device interface 206 communicate with their respective memory devices. The memory device interface 204 and the memory device interface 206 can each interface with a different type of memory device. For example, the memory device interface 204 can interface with a flash memory device while the memory device interface 206 can interface with a RAM device.
[0026] During the data retrieval phase described with respect to FIG. 1, raw data from the appropriate memory device is latched at the memory device interface associated with the memory device. The memory device interface can perform the necessary operations to ensure that the raw data is retrieved and latched. These operations can vary depending on the type of memory associated with the memory device interface.
[0027] Once the raw data has been latched at the memory device interface 204 or the memory device interface 206, the cross bar switch 202 transfers the raw data to the error correction module. As described above with respect to FIG. 1, the cross bar switch 202 transfers the raw data during a data transfer phase. The cross bar switch 202 includes a multi- port switch that allows multiple master devices to communicate to multiple slave devices concurrently over a bus and is designed to reduce bus arbitration delays.
[0028] Referring to FIG. 3, a block diagram of a particular embodiment of the error correction module 112 of FIG. 1 is illustrated. The error correction module 112 includes a plurality of XOR gates (e.g. sixty-four XOR gates, including XOR gates 302, 304, 306, and 308). The XOR gate 302 includes a first input to receive a first uncorrected bit labeled "Uncorrected Bit 0", a second input to receive a first correction bit labeled "Correction Bit 0" and an output to provide a corrected data bit, labeled "Corrected Bit 0." The XOR gates 304- 308 are each configured in a similar fashion to receive additional uncorrected bits and correction bits, and to provide additional corrected bits as illustrated in FIG. 3.
[0029] During operation, the XOR gates 302-308 receive separate individual bits of an uncorrected, or raw, 64-bit data word. This raw data word is received from a bus interface, such as the bus interface 110 illustrated in FIG. 2. The XOR gates 302-308 also each receive a correction bit associated with the received data bit. An error correction calculation module, such as the error correction calculation module 108 of FIG 1, provides these correction bits. In the illustrated configuration, the correction bit is asserted when an error is detected for the associated uncorrected data bit. This ensures that the XOR gate associated with the uncorrected data bit will produce an output that is the inverse of the data bit, thereby providing a corrected data bit. The outputs of the XOR gates 302-208 thus provide corrected data to the bus master 102. One of skill in the art will appreciate that the illustrated embodiment uses a single level of logic to perform error correction, allowing for rapid correction of errors. This also allows both error calculation and error correction to be performed during the data transfer phase, as discussed with respect to FIG. 1.
[0030] In alternative embodiments, the error correction module 112 may be implemented in other ways. For example, the error correction module 112 can include different combinational logic implementations.
[0031 ] Referring to FIG. 4, a diagram of a particular timing arrangement for the data processing system 100 illustrated in FIG. 1 is depicted. The diagram illustrates a clock signal 402 having multiple edges. The diagram further illustrates an address phase timing signal 404, a wait state signal 406, a data state signal 412, and a wait state signal 410. The wait state signal 406 illustrates the number of wait states for a conventional system that performs error correction prior to providing data to a bus master, while the wait state signal 410 illustrates the number of wait states for a system that performs error correction during a data transfer phase.
[0032] As illustrated, valid data is placed on an address bus after a first edge of the clock signal 402. In response to a second edge of the clock signal 402, the wait state signal 406 indicates that the associated system undergoes two wait states before corrected data is latched at a bus interface. The data latched at the bus interface is latched at the bus master on the next rising edge of the clock signal 402.
[0033] In contrast, as illustrated by the wait state signal 410, the system that performs error correction during the transfer cycle undergoes only one wait state. After the wait state, the bus interface latches the raw uncorrected data and, at the next rising edge of the clock signal 402, corrected data is latched at the bus master. Accordingly, as illustrated, the system that performs error correction during a transfer cycle is able to latch data at the bus master at least one clock cycle more quickly than a system which performs error correction prior to latching the data at a bus interface. Alternate embodiments may use different timing arrangements from the arrangement illustrated in FIG. 4.
[0034] Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential feature or element of any or all the claims. Accordingly, the present disclosure is not intended to be limited to the specific form set forth herein, but on the contrary, it is intended to cover such alternatives, modifications, and equivalents, as can be reasonably included within the scope of the disclosure.

Claims

WHAT IS CLAIMED IS:
1. A method comprising: retrieving first uncorrected data from a first memory device during a first operational phase; calculating first error correction data based on first error correction code (ECC) data associated with the first uncorrected data, the first error correction data calculated during a second operational phase different from the first operational phase; outputting the first uncorrected data from a bus interface device during the second operational phase, the bus interface device coupled between a bus and a plurality of different memory devices; and performing error correction on the outputted first uncorrected data based on the first error correction data during the second operational phase.
2. The method of claim 1, wherein retrieving the first uncorrected data includes latching the first uncorrected data during the first operational phase.
3. The method of claim 1, wherein the first memory device is selected from the group consisting of a non- volatile memory device, a dynamic random access memory (RAM) device, and a static RAM device.
4. The method of claim 3, wherein the first memory device is a flash memory device.
5. The method of claim 1, further comprising: retrieving second uncorrected data from a second memory device during a third operational phase; calculating second error correction data based on second error correction code (ECC) data associated with the second uncorrected data, the second error correction data calculated during a fourth operational phase different from the third operational phase; and performing error correction on the second uncorrected data based on the second error correction data, the error correction performed during the fourth operational phase.
6. The method of claim 5, wherein the first memory device is a non- volatile memory device and the second memory device is a volatile memory device.
7. The method of claim 1, wherein performing error correction on the first uncorrected data comprises combining the first uncorrected data and the first error correction data using an exclusive-OR (XOR) operation.
8. A method, comprising: receiving uncorrected data at a bus interface, the bus interface coupled between a bus and a plurality of different memory devices; receiving error correction data from an error correction code (ECC) module arranged substantially in parallel with the bus interface; and performing error correction on the uncorrected data based on the error correction data to provide error corrected data to the bus.
9. The method of claim 8, wherein the bus interface includes a cross bar switch.
10. The method of claim 8, wherein the error correction data is a single bit of data.
11. The method of claim 8, wherein performing error correction comprises combining the uncorrected data and the error correction data using an exclusive-OR (XOR) operation.
12. The method of claim 8, further comprising: providing error corrected data based on the uncorrected data to a bus master.
13. A device, comprising: a first memory device; an error correction code (ECC) module comprising a first input coupled to the first memory device and an output; a bus interface arranged substantially in parallel with the ECC module, the bus interface comprising a first input to receive first uncorrected data from the first memory device and an output; and a logic module comprising a first input coupled to the output of the bus interface to receive the first uncorrected data, a second input coupled to the output of the
ECC module to receive error correction data, and an output to provide error corrected data.
14. The device of claim 13, wherein the first memory device is a non- volatile memory device.
15. The device of claim 14, wherein the first memory device is a flash memory device.
16. The device of claim 13, further comprising: a bus master coupled to the output of the logic module to receive the error corrected data.
17. The device of claim 16, wherein the first memory device and the bus master are incorporated in a system-on-a-chip (SOC).
18. The device of claim 13, wherein the logic module further comprises an exclusive- or (XOR) gate comprising a first input coupled to the first input of the logic module, a second input coupled to the second input of the logic module, and a first output coupled to the output of the logic module.
19. The device of claim 13, further comprising: a second memory device; and wherein the bus interface further comprises a second input to receive raw data from the second memory device, the ECC module further comprises a second input coupled to the second memory device to receive second uncorrected data.
20. The device of claim 19, wherein the first memory device and the second memory device are different types of memory devices.
PCT/US2007/062533 2006-03-29 2007-02-22 Error correction device and methods thereof WO2007112163A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2007800109784A CN101536110B (en) 2006-03-29 2007-02-22 Error correction device and methods thereof

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/392,321 US7681106B2 (en) 2006-03-29 2006-03-29 Error correction device and methods thereof
US11/392,321 2006-03-29

Publications (2)

Publication Number Publication Date
WO2007112163A2 true WO2007112163A2 (en) 2007-10-04
WO2007112163A3 WO2007112163A3 (en) 2008-10-30

Family

ID=38541777

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2007/062533 WO2007112163A2 (en) 2006-03-29 2007-02-22 Error correction device and methods thereof

Country Status (4)

Country Link
US (1) US7681106B2 (en)
KR (1) KR20080112252A (en)
CN (1) CN101536110B (en)
WO (1) WO2007112163A2 (en)

Families Citing this family (80)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8762620B2 (en) 2007-12-27 2014-06-24 Sandisk Enterprise Ip Llc Multiprocessor storage controller
US8365041B2 (en) 2010-03-17 2013-01-29 Sandisk Enterprise Ip Llc MLC self-raid flash data protection scheme
JP5533097B2 (en) * 2010-03-18 2014-06-25 株式会社リコー Information processing apparatus, image forming apparatus, and information processing program
KR20120118773A (en) * 2011-04-19 2012-10-29 삼성전자주식회사 Image processing apparatus and control method thereof
US8909982B2 (en) 2011-06-19 2014-12-09 Sandisk Enterprise Ip Llc System and method for detecting copyback programming problems
US8910020B2 (en) 2011-06-19 2014-12-09 Sandisk Enterprise Ip Llc Intelligent bit recovery for flash memory
KR20130049332A (en) 2011-11-04 2013-05-14 삼성전자주식회사 Memory system and operating method thereof
US9058289B2 (en) 2011-11-07 2015-06-16 Sandisk Enterprise Ip Llc Soft information generation for memory systems
US9048876B2 (en) 2011-11-18 2015-06-02 Sandisk Enterprise Ip Llc Systems, methods and devices for multi-tiered error correction
US8924815B2 (en) 2011-11-18 2014-12-30 Sandisk Enterprise Ip Llc Systems, methods and devices for decoding codewords having multiple parity segments
US8954822B2 (en) 2011-11-18 2015-02-10 Sandisk Enterprise Ip Llc Data encoder and decoder using memory-specific parity-check matrix
US9699263B1 (en) 2012-08-17 2017-07-04 Sandisk Technologies Llc. Automatic read and write acceleration of data accessed by virtual machines
US9501398B2 (en) 2012-12-26 2016-11-22 Sandisk Technologies Llc Persistent storage device with NVRAM for staging writes
US9239751B1 (en) 2012-12-27 2016-01-19 Sandisk Enterprise Ip Llc Compressing data from multiple reads for error control management in memory systems
US9612948B2 (en) 2012-12-27 2017-04-04 Sandisk Technologies Llc Reads and writes between a contiguous data block and noncontiguous sets of logical address blocks in a persistent storage device
US9454420B1 (en) 2012-12-31 2016-09-27 Sandisk Technologies Llc Method and system of reading threshold voltage equalization
US9003264B1 (en) 2012-12-31 2015-04-07 Sandisk Enterprise Ip Llc Systems, methods, and devices for multi-dimensional flash RAID data protection
US9329928B2 (en) 2013-02-20 2016-05-03 Sandisk Enterprise IP LLC. Bandwidth optimization in a non-volatile memory system
US9214965B2 (en) 2013-02-20 2015-12-15 Sandisk Enterprise Ip Llc Method and system for improving data integrity in non-volatile storage
US9870830B1 (en) 2013-03-14 2018-01-16 Sandisk Technologies Llc Optimal multilevel sensing for reading data from a storage medium
US9136877B1 (en) 2013-03-15 2015-09-15 Sandisk Enterprise Ip Llc Syndrome layered decoding for LDPC codes
US9009576B1 (en) 2013-03-15 2015-04-14 Sandisk Enterprise Ip Llc Adaptive LLR based on syndrome weight
US9244763B1 (en) 2013-03-15 2016-01-26 Sandisk Enterprise Ip Llc System and method for updating a reading threshold voltage based on symbol transition information
US9367246B2 (en) 2013-03-15 2016-06-14 Sandisk Technologies Inc. Performance optimization of data transfer for soft information generation
US9236886B1 (en) 2013-03-15 2016-01-12 Sandisk Enterprise Ip Llc Universal and reconfigurable QC-LDPC encoder
US9092350B1 (en) 2013-03-15 2015-07-28 Sandisk Enterprise Ip Llc Detection and handling of unbalanced errors in interleaved codewords
US10049037B2 (en) 2013-04-05 2018-08-14 Sandisk Enterprise Ip Llc Data management in a storage system
US9170941B2 (en) 2013-04-05 2015-10-27 Sandisk Enterprises IP LLC Data hardening in a storage system
US9159437B2 (en) 2013-06-11 2015-10-13 Sandisk Enterprise IP LLC. Device and method for resolving an LM flag issue
US9384126B1 (en) 2013-07-25 2016-07-05 Sandisk Technologies Inc. Methods and systems to avoid false negative results in bloom filters implemented in non-volatile data storage systems
US9524235B1 (en) 2013-07-25 2016-12-20 Sandisk Technologies Llc Local hash value generation in non-volatile data storage systems
US9043517B1 (en) 2013-07-25 2015-05-26 Sandisk Enterprise Ip Llc Multipass programming in buffers implemented in non-volatile data storage systems
US9361221B1 (en) 2013-08-26 2016-06-07 Sandisk Technologies Inc. Write amplification reduction through reliable writes during garbage collection
US9639463B1 (en) 2013-08-26 2017-05-02 Sandisk Technologies Llc Heuristic aware garbage collection scheme in storage systems
US9519577B2 (en) 2013-09-03 2016-12-13 Sandisk Technologies Llc Method and system for migrating data between flash memory devices
US9442670B2 (en) 2013-09-03 2016-09-13 Sandisk Technologies Llc Method and system for rebalancing data stored in flash memory devices
US9158349B2 (en) 2013-10-04 2015-10-13 Sandisk Enterprise Ip Llc System and method for heat dissipation
US9323637B2 (en) 2013-10-07 2016-04-26 Sandisk Enterprise Ip Llc Power sequencing and data hardening architecture
US9442662B2 (en) 2013-10-18 2016-09-13 Sandisk Technologies Llc Device and method for managing die groups
US9298608B2 (en) 2013-10-18 2016-03-29 Sandisk Enterprise Ip Llc Biasing for wear leveling in storage systems
US9436831B2 (en) 2013-10-30 2016-09-06 Sandisk Technologies Llc Secure erase in a memory device
US9263156B2 (en) 2013-11-07 2016-02-16 Sandisk Enterprise Ip Llc System and method for adjusting trip points within a storage device
US9244785B2 (en) 2013-11-13 2016-01-26 Sandisk Enterprise Ip Llc Simulated power failure and data hardening
US9152555B2 (en) 2013-11-15 2015-10-06 Sandisk Enterprise IP LLC. Data management with modular erase in a data storage system
US9703816B2 (en) 2013-11-19 2017-07-11 Sandisk Technologies Llc Method and system for forward reference logging in a persistent datastore
US9520197B2 (en) 2013-11-22 2016-12-13 Sandisk Technologies Llc Adaptive erase of a storage device
US9122636B2 (en) 2013-11-27 2015-09-01 Sandisk Enterprise Ip Llc Hard power fail architecture
US9280429B2 (en) 2013-11-27 2016-03-08 Sandisk Enterprise Ip Llc Power fail latching based on monitoring multiple power supply voltages in a storage device
US9520162B2 (en) 2013-11-27 2016-12-13 Sandisk Technologies Llc DIMM device controller supervisor
US9250676B2 (en) 2013-11-29 2016-02-02 Sandisk Enterprise Ip Llc Power failure architecture and verification
US9582058B2 (en) 2013-11-29 2017-02-28 Sandisk Technologies Llc Power inrush management of storage devices
US9092370B2 (en) 2013-12-03 2015-07-28 Sandisk Enterprise Ip Llc Power failure tolerant cryptographic erase
US9235245B2 (en) 2013-12-04 2016-01-12 Sandisk Enterprise Ip Llc Startup performance and power isolation
US9129665B2 (en) 2013-12-17 2015-09-08 Sandisk Enterprise Ip Llc Dynamic brownout adjustment in a storage device
US9549457B2 (en) 2014-02-12 2017-01-17 Sandisk Technologies Llc System and method for redirecting airflow across an electronic assembly
US9497889B2 (en) 2014-02-27 2016-11-15 Sandisk Technologies Llc Heat dissipation for substrate assemblies
US9703636B2 (en) 2014-03-01 2017-07-11 Sandisk Technologies Llc Firmware reversion trigger and control
US9348377B2 (en) 2014-03-14 2016-05-24 Sandisk Enterprise Ip Llc Thermal isolation techniques
US9485851B2 (en) 2014-03-14 2016-11-01 Sandisk Technologies Llc Thermal tube assembly structures
US9519319B2 (en) 2014-03-14 2016-12-13 Sandisk Technologies Llc Self-supporting thermal tube structure for electronic assemblies
US9454448B2 (en) 2014-03-19 2016-09-27 Sandisk Technologies Llc Fault testing in storage devices
US9448876B2 (en) 2014-03-19 2016-09-20 Sandisk Technologies Llc Fault detection and prediction in storage devices
US9390814B2 (en) 2014-03-19 2016-07-12 Sandisk Technologies Llc Fault detection and prediction for data storage elements
US9626400B2 (en) 2014-03-31 2017-04-18 Sandisk Technologies Llc Compaction of information in tiered data structure
US9626399B2 (en) 2014-03-31 2017-04-18 Sandisk Technologies Llc Conditional updates for reducing frequency of data modification operations
US9390021B2 (en) 2014-03-31 2016-07-12 Sandisk Technologies Llc Efficient cache utilization in a tiered data structure
US9697267B2 (en) 2014-04-03 2017-07-04 Sandisk Technologies Llc Methods and systems for performing efficient snapshots in tiered data structures
US10656842B2 (en) 2014-05-30 2020-05-19 Sandisk Technologies Llc Using history of I/O sizes and I/O sequences to trigger coalesced writes in a non-volatile storage device
US10162748B2 (en) 2014-05-30 2018-12-25 Sandisk Technologies Llc Prioritizing garbage collection and block allocation based on I/O history for logical address regions
US9093160B1 (en) 2014-05-30 2015-07-28 Sandisk Technologies Inc. Methods and systems for staggered memory operations
US8891303B1 (en) 2014-05-30 2014-11-18 Sandisk Technologies Inc. Method and system for dynamic word line based configuration of a three-dimensional memory device
US9645749B2 (en) 2014-05-30 2017-05-09 Sandisk Technologies Llc Method and system for recharacterizing the storage density of a memory device or a portion thereof
US9070481B1 (en) 2014-05-30 2015-06-30 Sandisk Technologies Inc. Internal current measurement for age measurements
US10146448B2 (en) 2014-05-30 2018-12-04 Sandisk Technologies Llc Using history of I/O sequences to trigger cached read ahead in a non-volatile storage device
US9703491B2 (en) 2014-05-30 2017-07-11 Sandisk Technologies Llc Using history of unaligned writes to cache data and avoid read-modify-writes in a non-volatile storage device
US10114557B2 (en) 2014-05-30 2018-10-30 Sandisk Technologies Llc Identification of hot regions to enhance performance and endurance of a non-volatile storage device
US10656840B2 (en) 2014-05-30 2020-05-19 Sandisk Technologies Llc Real-time I/O pattern recognition to enhance performance and endurance of a storage device
US10372613B2 (en) 2014-05-30 2019-08-06 Sandisk Technologies Llc Using sub-region I/O history to cache repeatedly accessed sub-regions in a non-volatile storage device
US9652381B2 (en) 2014-06-19 2017-05-16 Sandisk Technologies Llc Sub-block garbage collection
US9443601B2 (en) 2014-09-08 2016-09-13 Sandisk Technologies Llc Holdup capacitor energy harvesting

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050283650A1 (en) * 2004-06-04 2005-12-22 Yan Zhang Method and system for detecting and correcting errors while accessing memory devices in microprocessor systems

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5504859A (en) * 1993-11-09 1996-04-02 International Business Machines Corporation Data processor with enhanced error recovery
US6003144A (en) * 1997-06-30 1999-12-14 Compaq Computer Corporation Error detection and correction
US6119248A (en) * 1998-01-26 2000-09-12 Dell Usa L.P. Operating system notification of correctable error in computer information
US7039818B2 (en) 2003-01-22 2006-05-02 Texas Instruments Incorporated Low leakage SRAM scheme
US7356713B2 (en) 2003-07-31 2008-04-08 International Business Machines Corporation Method and apparatus for managing the power consumption of a data processing system
FR2871281B1 (en) 2004-04-01 2008-06-13 Atmel Corp METHOD AND DEVICE FOR FEEDING DUAL POWER FOR A NON-VOLATILE MEMORY ON BOARD
US20060143551A1 (en) * 2004-12-29 2006-06-29 Intel Corporation Localizing error detection and recovery
US7426672B2 (en) * 2005-04-28 2008-09-16 International Business Machines Corporation Method for implementing processor bus speculative data completion

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050283650A1 (en) * 2004-06-04 2005-12-22 Yan Zhang Method and system for detecting and correcting errors while accessing memory devices in microprocessor systems

Also Published As

Publication number Publication date
WO2007112163A3 (en) 2008-10-30
CN101536110B (en) 2013-04-03
US20070234181A1 (en) 2007-10-04
US7681106B2 (en) 2010-03-16
CN101536110A (en) 2009-09-16
KR20080112252A (en) 2008-12-24

Similar Documents

Publication Publication Date Title
US7681106B2 (en) Error correction device and methods thereof
US7353438B2 (en) Transparent error correcting memory
EP1815338B1 (en) Predictive error correction code generation facilitating high-speed byte-write in a semiconductor memory
JP4936746B2 (en) Semiconductor device
CN111063379B (en) Memory device and method of operating the same for reading a paged media stream
US7464320B2 (en) Synchronous semiconductor storage device having error correction function
US9166625B2 (en) Circuits, integrated circuits, and methods for interleaved parity computation
JP3334589B2 (en) Signal delay device and semiconductor memory device
CN106205728B (en) Parity check circuit and memory device including the same
US20090158111A1 (en) Self-timed error correcting code evaluation system and method
US7656322B2 (en) Semiconductor memory device having error correction function
US5581567A (en) Dual level error detection and correction employing data subsets from previously corrected data
US7546514B2 (en) Chip correct and fault isolation in computer memory systems
US9280418B2 (en) Memory device implementing reduced ECC overhead
US6360307B1 (en) Circuit architecture and method of writing data to a memory
US10439648B1 (en) Area efficient implementation of a product code error correcting code decoder
US10319455B2 (en) Semiconductor device
US7543211B2 (en) Toggle memory burst
US8392654B2 (en) Raid level migration for spanned arrays
JP4159896B2 (en) Associative memory
CN115220790A (en) Data processing method, processor and electronic equipment
JP2005216353A (en) Memory circuit

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200780010978.4

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07778448

Country of ref document: EP

Kind code of ref document: A2

WWE Wipo information: entry into national phase

Ref document number: 1020087023447

Country of ref document: KR

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 07778448

Country of ref document: EP

Kind code of ref document: A2