WO2008008329A2 - Memory array having a segmented bit line architecture - Google Patents
Memory array having a segmented bit line architecture Download PDFInfo
- Publication number
- WO2008008329A2 WO2008008329A2 PCT/US2007/015717 US2007015717W WO2008008329A2 WO 2008008329 A2 WO2008008329 A2 WO 2008008329A2 US 2007015717 W US2007015717 W US 2007015717W WO 2008008329 A2 WO2008008329 A2 WO 2008008329A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- bit line
- region
- line segment
- transistor
- memory cells
- Prior art date
Links
- 230000015654 memory Effects 0.000 title claims abstract description 347
- 238000002955 isolation Methods 0.000 claims abstract description 204
- 210000000746 body region Anatomy 0.000 claims abstract description 99
- 238000000034 method Methods 0.000 description 65
- 239000000463 material Substances 0.000 description 21
- 230000008901 benefit Effects 0.000 description 16
- 230000004044 response Effects 0.000 description 15
- 238000010586 diagram Methods 0.000 description 13
- 238000003491 array Methods 0.000 description 12
- 239000004065 semiconductor Substances 0.000 description 12
- 238000005516 engineering process Methods 0.000 description 7
- 239000000758 substrate Substances 0.000 description 7
- 230000002093 peripheral effect Effects 0.000 description 5
- 239000000969 carrier Substances 0.000 description 4
- 238000009413 insulation Methods 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 238000012546 transfer Methods 0.000 description 4
- 239000013590 bulk material Substances 0.000 description 3
- 239000003990 capacitor Substances 0.000 description 3
- 239000007943 implant Substances 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 230000002411 adverse Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 230000002123 temporal effect Effects 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 230000001154 acute effect Effects 0.000 description 1
- 239000002800 charge carrier Substances 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000035755 proliferation Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4097—Bit-line organisation, e.g. bit-line layout, folded bit lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/18—Bit line organisation; Bit line lay-out
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7841—Field effect transistors with field effect produced by an insulated gate with floating body, e.g. programmable transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/20—DRAM devices comprising floating-body transistors, e.g. floating-body cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/002—Isolation gates, i.e. gates coupling bit lines to the sense amplifier
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/401—Indexing scheme relating to cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C2211/4016—Memory devices with silicon-on-insulator cells
Definitions
- the present inventions described and illustrated herein relate to an integrated circuit device having a memory cell array including a plurality of rows and columns, and techniques for controlling and/or operating such a device. More particularly, in one aspect, the present inventions relate to an integrated circuit having memory cell array including a plurality of bit lines and a plurality of bit line segments, wherein a plurality of bit line segments are associated with each bit line, and wherein each bit line segment includes a plurality of memory cells (for example, memory cells having an electrically floating body in which a charge is stored) associated therewith and connected thereto; isolation circuits selectively and responsively couple an associated bit line segment to an associated bit line.
- memory cells for example, memory cells having an electrically floating body in which a charge is stored
- memory cell array 10 typically includes a plurality of memory cells 12 arranged in a matrix of rows and columns.
- a row address decoder enables one or more rows to be read by sensing circuitry (for example, a plurality of sense amplifiers).
- a column decoder in response to an address, selects one or more of the outputs of the data sensing circuitry.
- the memory cell may consist of a partially depleted (PD) or a fully depleted (FD) SOI transistor (or transistor formed in bulk material/substrate) on having a channel, which is disposed adjacent to the body and separated therefrom by a gate dielectric.
- the body region of the transistor is electrically floating in view of the insulation or non-conductive region (for example, in bulk-type material/substrate) disposed beneath the body region.
- the state of cell is determined by the concentration of charge in the body of the transistor.
- memory cell array 10 may include a plurality of memory cells 12, each consisting of transistor 14 having gate 16, an electrically floating body region 18, source region 20 and drain region 22.
- the body region 18 is disposed between source region 20 and drain region 22.
- body region 18 is disposed on or above region 24, which may be an insulation region (for example, in SOI material) or non-conductive region (for example, in bulk-type material).
- the insulation or non-conductive region may be disposed on substrate 26.
- Data is written into or read from a selected memory cell by applying suitable control signals to a selected word line(s) 28, and/or a selected bit line(s) 32.
- the source line (30) is a common node in a typical implementation though it could be similarly decoded.
- charge carriers are accumulated in or emitted and/or ejected from electrically floating body region 18 wherein the data states are defined by the amount of carriers within electrically floating body region 18.
- the entire contents of the Semiconductor Memory Device Patent Application including, for example, the features, attributes, architectures, configurations, materials, techniques and advantages described and illustrated therein, are incorporated by reference herein.
- memory cell 12 of memory cell array 10 operates by accumulating in or emitting/ejecting majority carriers (electrons or holes) 34 from body region 18 of, for example, N-channel transistors.
- accumulating majority carriers (in this example, "holes") 34 in body region 18 of memory cells 12 via, for example, impact ionization near source region 20 and/or drain region 22, is representative of a logic high or "1" data state.
- Emitting or ejecting majority carriers 34 from body region 18 via, for example, forward biasing the source/body junction and/or the drain/body junction is representative of a logic low or "0" data state. (See, FIGURE 3B).
- an advantage of the floating body memory cell compared to a more traditional DRAM cell is that the floating body memory cell does not require an associated capacitor to store charge. This tends to reduce process complexity and provide a smaller memory cell footprint. In this way, the cost of a memory ceil array implementing such memory cells is less than conventional memory cell arrays.
- a refresh operation involves reading the state of a cell and re-writing that cell to the state that was read. This may be necessary as a result of gradual loss of charge over time in the floating body.
- the rate of charge loss increases in a floating body array when disturb voltages are applied to the nodes of a given cell. These disturb voltages occur in an array when reads and writes are made to rows in a shared array. The unselected row remains with its gate off, but its drain nodes are "exposed" to changing voltages due to the voltages applied to the shared bit line.
- the above mentioned disturb voltage tends to reduce the refresh interval necessary to maintain stored data and thus, increase the power consumption required to maintain stored data.
- certain of the present inventions are directed to an integrated circuit device (for example, logic device or discrete memory device) comprising a memory cell array including (1) a plurality of bit lines, (2) a plurality of bit line segments, wherein at least two bit line segments are associated with each bit line and wherein each bit line segment is selectively and responsively coupled to or decoupled from its associated bit line, (3) a plurality of word lines, and (4) a plurality of memory cells, wherein each memory cell stores at least two data states and includes a transistor.
- Each transistor of each memory cell includes a first region connected to an associated bit line segment, a second region, a body region disposed between the first region and the second region, and a gate disposed over the body region and coupled to an associated word line.
- the integrated circuit device includes a first group of memory cells is coupled to a first bit line via a first bit line segment, a second group of memory cells is coupled to the first bit line via a second bit line segment, a third group of memory cells is coupled to a second bit line via a third bit line segment, and a fourth group of memory cells is coupled to the second bit line via a fourth bit line segment.
- the integrated circuit device of certain aspects of the inventions also includes first circuitry, coupled to the first and second bit lines, to sense the data state stored in the memory cells of the first, second, third and fourth groups of memory cells.
- the integrated circuit device may include a plurality of isolation circuits, wherein each isolation circuit is associated with a bit line segment and wherein each isolation circuit is disposed between the associated bit line segment and the associated bit line thereof.
- the isolation circuit responsively connects the associated bit line segment to or disconnects the associated bit line segment from the associated bit line.
- each isolation circuit includes a first transistor (P-type or an N-type transistor) comprising: (i) a first region connected to the associated bit line, (ii) a second region connected to the associated bit line segment, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal.
- P-type or an N-type transistor comprising: (i) a first region connected to the associated bit line, (ii) a second region connected to the associated bit line segment, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal.
- each isolation circuit further includes a second transistor (P-type or an N-type transistor) comprising: (i) a first region connected to the associated bit line segment, (ii) a second region connected to a predetermined voltage, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal.
- a second transistor P-type or an N-type transistor
- each isolation circuit includes a plurality of transistors including a first transistor and a second transistor, wherein the first and second transistors are arranged in a CMOS configuration.
- the isolation circuit may further include a third transistor comprising: (i) a first region connected to the associated bit line segment, (ii) a second region connected to a predetermined voltage, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal.
- the integrated circuit device further includes a plurality of isolation circuits, wherein each isolation circuit is associated with a bit line segment and wherein each isolation circuit is disposed between the associated bit line segment and the associated bit line thereof.
- the plurality of isolation circuit includes first isolation circuit is disposed between the first bit line segment and the first bit line, a second isolation circuit is disposed between the second bit line segment and the first bit line.
- the first and second isolation circuits each include a transistor comprising: (i) a first region connected to the first bit line, (ii) a second region connected to the associated bit line segment, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal, wherein the transistors of the first and second isolation circuits share the first region.
- the transistors of the first and second isolation circuits include P-type transistors or N-type transistors.
- the first and second isolation circuits may each further include a clamp transistor comprising: (i) a first region connected to the associated bit line segment, (ii) a second region connected to a predetermined voltage, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal.
- a clamp transistor comprising: (i) a first region connected to the associated bit line segment, (ii) a second region connected to a predetermined voltage, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal.
- the number of memory cells in each of the first, second, third and fourth groups of memory cells may be equal to or greater than two. In another embodiment, the number of memory cells in each of the first, second, third and fourth groups of memory cells is equal to or greater than four.
- certain of the present inventions are directed to an integrated circuit device (for example, logic device or discrete memory device) comprising a memory cell array, including a plurality of bit lines, a plurality of bit line segments, wherein at least two bit line segments are associated with each bit line and wherein each bit line segment is selectively and responsively coupled to or decoupled from associated bit line, a plurality of word lines, and a plurality of isolation circuits, wherein an isolation circuit is disposed between an associated bit line segment and associated bit line thereof, and wherein the isolation circuit responsively connects the associated bit line segment to or disconnects the associated bit line segment from the associated bit line.
- an integrated circuit device for example, logic device or discrete memory device
- a memory cell array including a plurality of bit lines, a plurality of bit line segments, wherein at least two bit line segments are associated with each bit line and wherein each bit line segment is selectively and responsively coupled to or decoupled from associated bit line, a plurality of word lines, and a plurality of isolation circuits,
- a plurality of memory cells are arranged in groups wherein each group of memory cells is connected to an associated bit line segment, and wherein each memory cell stores at least two data states which are representative of an amount of charge in the body region, each memory cell includes a transistor.
- Each transistor includes a first region connected to an associated bit line segment, a second region, a body region disposed between the first region and the second region, wherein the body region is electrically floating, and a gate disposed over the body region and coupled to an associated word line.
- the integrated circuit device of this aspect of the inventions also includes first circuitry, coupled to bit lines, to sense the data state stored in the memory cells.
- each isolation circuit includes a first transistor (a P-type or an N-type transistor) comprising: (i) a first region connected to the associated bit line, (ii) a second region connected to the associated bit line segment, (iii) a body region disposed between the first region and the second region, wherein the body region is electrically floating, and (iv) a gate disposed over the body region and configured to receive a control signal.
- a first transistor a P-type or an N-type transistor comprising: (i) a first region connected to the associated bit line, (ii) a second region connected to the associated bit line segment, (iii) a body region disposed between the first region and the second region, wherein the body region is electrically floating, and (iv) a gate disposed over the body region and configured to receive a control signal.
- Each isolation circuit may further include a second transistor (a P-type or an N-type transistor) comprising: (i) a first region connected to the associated bit line segment, (ii) a second region connected to a predetermined voltage, (iii) a body region disposed between the first region and the second region, wherein the body region is electrically floating, and (iv) a gate disposed over the body region and configured to receive a control signal.
- a second transistor a P-type or an N-type transistor comprising: (i) a first region connected to the associated bit line segment, (ii) a second region connected to a predetermined voltage, (iii) a body region disposed between the first region and the second region, wherein the body region is electrically floating, and (iv) a gate disposed over the body region and configured to receive a control signal.
- each isolation circuit may include a plurality of transistors including a first transistor and a second transistor which are arranged in a CMOS configuration.
- the isolation circuits of this embodiment may each also include a third transistor comprising: (i) a first region connected to the associated bit line segment, (ii) a second region connected to a predetermined voltage, (iii) a body region disposed between the first region and the second region, wherein the body region is electrically floating, and (iv) a gate disposed over the body region and configured to receive a control signal.
- the number of memory cells in each group of memory cells may be equal to or greater than two. In another embodiment, the number of memory cells in each of group of memory cells is equal to or greater than four. Indeed, in yet another embodiment, the number of memory cells in each of group of memory cells may be odd or even.
- certain of the present inventions are directed to an integrated circuit device (for example, logic device or discrete memory device) comprising a memory cell array including a plurality of bit lines, a plurality of bit line segments, wherein at least two bit line segments are associated with each bit line and wherein each bit line segment is selectively and responsively coupled to or decoupled from its associated bit line, a plurality of word lines and a plurality of isolation circuits, wherein an isolation circuit is disposed between each bit line segment and its associated bit line, and wherein the isolation circuit responsively connects the associated bit line segment to or disconnects the associated bit line segment from the associated bit line.
- an integrated circuit device for example, logic device or discrete memory device
- a memory cell array including a plurality of bit lines, a plurality of bit line segments, wherein at least two bit line segments are associated with each bit line and wherein each bit line segment is selectively and responsively coupled to or decoupled from its associated bit line, a plurality of word lines and a plurality of isolation circuits, wherein
- the memory cell array also includes a plurality of memory cells, wherein each is connected to an associated bit line segment, stores at least two data state and consists essentially of a transistor, wherein each transistor includes a first region connected to an associated bit line segment, a second region, a body region disposed between the first region and the second region, wherein the body region is electrically floating and a gate disposed over the body region and coupled to an associated word line.
- a first group of memory cells is coupled to a first bit line via a first bit line segment.
- a second group of memory cells is coupled to the first bit line via a second bit line segment.
- a third group of memory cells is coupled to a second bit line via a third bit line segment.
- a fourth group of memory cells is coupled to the second bit line via a fourth bit line segment.
- the integrated circuit device of this aspect of the inventions further first circuitry, coupled to the first and second bit lines, to sense the data state stored in the memory cells of the first, second, third and fourth groups of memory cells.
- the integrated circuit device may include a plurality of isolation circuits, wherein each isolation circuit is associated with a bit line segment and wherein each isolation circuit is disposed between the associated bit line segment and the associated bit line thereof.
- the isolation circuit responsively connects the associated bit line segment to or disconnects the associated bit line segment from the associated bit line.
- each isolation circuit includes a first transistor (P-type or an N-type transistor) comprising: (i) a first region connected to the associated bit line, (ii) a second region connected to the associated bit line segment, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal.
- P-type or an N-type transistor comprising: (i) a first region connected to the associated bit line, (ii) a second region connected to the associated bit line segment, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal.
- each isolation circuit further includes a second transistor (P-type or an N-type transistor) comprising: (i) a first region connected to the associated bit line segment, (ii) a second region connected to a predetermined voltage, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal.
- a second transistor P-type or an N-type transistor
- each isolation circuit includes a plurality of transistors including a first transistor and a second transistor, wherein the first and second transistors are arranged in a CMOS configuration.
- the isolation circuit may further include a third transistor comprising: (i) a first region connected to the associated bit line segment, (ii) a second region connected to a predetermined voltage, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal.
- the integrated circuit device further includes a plurality of isolation circuits, wherein each isolation circuit is associated with a bit line segment and wherein each isolation circuit is disposed between the associated bit line segment and the associated bit line thereof.
- the plurality of isolation circuit includes first isolation circuit is disposed between the first bit line segment and the first bit line, a second isolation circuit is disposed between the second bit line segment and the first bit line.
- the first and second isolation circuits each include a transistor comprising: (i) a first region connected to the first bit line, (ii) a second region connected to the associated bit line segment, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal, wherein the transistors of the first and second isolation circuits share the first region.
- the transistors of the first and second isolation circuits include P-type transistors or N-type transistors.
- the first and second isolation circuits may each further include a clamp transistor comprising: (i) a first region connected to the associated bit line segment, (ii) a second region connected to a predetermined voltage, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal.
- a clamp transistor comprising: (i) a first region connected to the associated bit line segment, (ii) a second region connected to a predetermined voltage, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal.
- the number of memory cells in each of the first, second, third and fourth groups of memory cells may be equal to or greater than two. In another embodiment, the number of memory cells in each of the first, second, third and fourth groups of memory cells is equal to or greater than four.
- FIGURE 1 is a schematic block diagram illustration of a conventional memory cell array having a plurality of memory cells arranged in an array of a plurality of rows and columns, in conjunction with row and column address decoders, word line drivers and data sense circuitry;
- FIGURE 2A is a schematic representation of a portion of a prior art memory cell array including a plurality of memory cells wherein each memory cell includes one electrically floating body transistor;
- FIGURE 2B is a three dimensional view of an exemplary prior art memory cell comprised of one electrically floating body transistor (PD-SOI NMOS);
- PD-SOI NMOS electrically floating body transistor
- FIGURE 2C is a cross-sectional view of the memory cell of FIGURE 2B 1 cross- sectioned along line C-C;
- FIGURE 2D is a plan view layout (not drawn to scale) of a portion of the memory cell array of FIGURE 2A;
- FIGURES 3A and 3B are exemplary schematic illustrations of the charge relationship, for a given data state, of a prior art memory cell comprised of an electrically floating body transistor (N-channel type transistor);
- FIGURES 4A and 4B are schematic block diagram illustrations of a portion of an exemplary memory cell array including exemplary segmented bit line architectures in conjunction with isolation circuits, according to certain aspects of the present inventions, wherein each isolation circuit in this exemplary embodiment is an electrically floating body transistor (N-channel type transistors);
- FIGURE 4C is a schematic block diagram illustration of a portion of an exemplary memory cell array including an exemplary segmented bit line architecture in conjunction with isolation circuits and peripheral circuitry (i.e., reference generator circuitry and data sense/write circuitry), according to certain aspects of the present inventions, wherein the adjacent bit lines are connected to different data sense/write circuitry;
- isolation circuits and peripheral circuitry i.e., reference generator circuitry and data sense/write circuitry
- FIGURE 4D is an exemplary plan view layout (not drawn to scale) of a portion of the memory cell array of FIGURES 4A and 4B illustrating the segmented bit line architecture and isolation circuit, according to certain aspects of the present inventions;
- FIGURE 4E is a schematic block diagram illustration of a portion of an exemplary memory cell array including exemplary segmented bit line architectures in conjunction with isolation circuits, according to certain aspects of the present inventions, wherein each isolation circuit in this exemplary embodiment is an electrically floating body transistor (N-channel type transistors);
- FIGURE 4F is an exemplary plan view layout (not drawn to scale) of a portion of the memory cell array of FIGURE 4E illustrating the segmented bit line architecture and isolation circuit, according to certain aspects of the present inventions;
- FIGURES 5A-5C are schematic block diagram illustrations of a portion of a exemplary memory cell array including an exemplary segmented bit line architecture in conjunction with isolation circuits, according to certain aspects of the present inventions, wherein each isolation circuit in this exemplary embodiment is a P-channel type electrically floating body transistor (FIGURES 5A and 5B) or an N-channel type electrically floating body transistor (FIGURE 5C);
- each isolation circuit in this exemplary embodiment is a P-channel type electrically floating body transistor (FIGURES 5A and 5B) or an N-channel type electrically floating body transistor (FIGURE 5C);
- FIGURE 5D is a plan view an exemplary layout (not drawn to scale) of a portion of the memory cell array of FIGURE 5A illustrating the segmented bit line architecture and isolation circuit, according to certain aspects of the present inventions;
- FIGURE 6A is a schematic block diagram illustration of a portion of an exemplary memory cell array including an exemplary segmented bit line architecture in conjunction with isolation circuits, according to certain aspects of the present inventions, wherein each isolation circuit includes two isolation transistors arranged in a CMOS circuit or configuration;
- FIGURE 6B is a plan view an exemplary layout (not drawn to scale) of a portion of the memory cell array of FIGURE 6A illustrating the segmented bit iine architecture and isolation circuit, according to certain aspects of the present inventions;
- FIGURES 7A-7C are schematic block diagram illustrations of a portion of an exemplary memory cell array including an exemplary segmented bit line architecture in conjunction with isolation circuits and certain peripheral circuitry, according to certain aspects of the present inventions, wherein adjacent bit line segment-isolation circuit blocks are configured in a mirrored arrangement;
- FIGURE 7D is a plan view an exemplary layout (not drawn to scale) of a portion of the memory cell array of FIGURE 7A illustrating the segmented bit line architecture and isolation circuit, according to certain aspects of the present inventions;
- FIGURES 8A-8D are schematic block diagram illustrations of a portion of an exemplary memory cell array including a plurality of exemplary segmented bit line architectures in conjunction with isolation circuits, according to certain aspects of the present inventions, wherein each isolation circuit includes an isolation transistor and a clamp transistor;
- FIGURE 8E is a plan view an exemplary layout (not drawn to scale) of a portion of the memory cell array of FIGURE 8A illustrating the segmented bit line architecture and isolation circuit, according to certain aspects of the present inventions;
- FIGURES 9A and 9B are schematic block diagram illustrations of a portion of an exemplary memory cell array including exemplary segmented bit line architectures in conjunction with isolation circuits, according to certain aspects of the present inventions, wherein each bit line segment includes an odd number of memory cells connected thereto;
- FIGURES 10A-10C are schematic block diagram illustrations of an exemplary devices in which the present inventions may be implemented wherein FIGURE 10A and 10C are logic devices (having logic circuitry and resident memory) and FIGURE 10B is a memory device (including primarily one or more memory arrays), according to certain aspects of the present inventions;
- FIGURES 11A-11C are schematic representations of exemplary memory cell array(s), including a plurality of memory cells (for example, electrically floating transistors) in conjunction with data sense circuitry, according to various embodiments of the present inventions;
- FIGURES 12A and 12B is a schematic block diagram illustration of a portion of an exemplary memory cell array including an exemplary segmented bit line architecture in conjunction with isolation circuits, according to certain aspects of the present inventions, wherein the memory cells may be any memory cell technology;
- FIGURES 13A and 13B are exemplary schematic block diagram representations of memory cell selection circuitry, in conjunction with a row decoder, according to various embodiments of the present inventions.
- FIGURE 13C is a schematic block diagram representation of isolation circuitry drivers, according to one exemplary embodiment of the present inventions.
- the present inventions are directed to an architecture, a configuration and/or a layout of a semiconductor memory cell array having a plurality of memory cells, arranged in a plurality of rows and columns.
- the memory cell array includes a plurality of bit lines, wherein each bit line is coupled to circuitry to read data from or write data into memory cells associated with the bit line.
- the memory cell array of the present inventions further includes a plurality of bit line segments coupled to each bit line, wherein each bit line segment is selectively and responsively coupled to its associated bit line via an associated isolation circuit.
- each memory cell may comprise a portion of an integrated circuit device, for example, a logic device (such as, a microcontroller or microprocessor) or a memory device (such as, a discrete memory).
- a logic device such as, a microcontroller or microprocessor
- a memory device such as, a discrete memory.
- each memory cell includes at least one electrically floating body transistor.
- an integrated circuit device may include circuitry to implement the control, read and/or write operations/techniques with respect to the memory cell array having a plurality of bit line segments responsively coupled to each of the bit lines via an associated isolation circuit.
- each memory cell includes at least one electrically floating body transistor.
- integrated circuit device 100 includes memory cell array 102 having a plurality of memory cells 12, each including electrically floating body transistor 14. Each memory cell 12 is connected to an associated word line 28 (via the gate of transistor 14) and an associated bit line 32 (via the drain of transistor 14). In this embodiment, a plurality of memory cells 12 are connected to an associated bit line segment 32x via an associated bit line segment 32x n and an associated isolation circuit 104x n . For example, the drain regions of adjacent transistors 14ai-14a 4 of adjacent memory cells 12ai-12a4, respectively, are connected to an associated bit line segment 32a- t .
- bit line segment 32a 1 is connected to isolation circuit 104ai which responsively connects bit line segment 32ai to bit line 32a.
- the drain regions of adjacent transistors 14as-14as of adjacent memory cells 12as-12a 8 are connected to bit line 32a via bit line segment 32a2 and isolation circuit 104a 2 .
- bit line segment 32a2 is connected to isolation circuit 104a 2 which responsively connects bit line segment 32a 2 to bit line 32a.
- the source regions of transistors 14 of memory cells 12 may be connected to a common signal line that may be routed parallel to word lines 28.
- a predetermined voltage for example, a ground, common potential or decoded signal
- isolation circuit 104x n includes isolation transistor 106x n having a first region (for example, source region) connected to bit line segment 32x n and a second region (for example, drain region) connected to bit line 32x.
- an isolation enable signal is applied to the gate of isolation transistor 106x n , via isolation select line 108x ⁇ , to connect bit line segment 32x n to associated bit line 32x.
- the transistor 106x n connects bit line segment 32x n to associated bit line 32x.
- the source region of isolation transistor 106 connects bit line segment 32ai to bit line 32a.
- each adjacent memory cell 12 is connected to an associated bit line segment 32x n .
- the present inventions may, however, be implemented with any number of memory cells 12, whether odd or even, connected to an associated bit line segment 32x n . Indeed, any number of memory cells 12, whether odd or even, is intended to fall within the scope of the present inventions.
- the integrated circuit device 100 further includes memory cell selection circuitry 110 and reading and programming circuitry 112.
- memory cell selection circuitry 110 selects or enables one or more memory cells 12 to facilitate reading data therefrom and/or writing data thereto by applying a control signal, for example, on one or more word line 28 and isolation select lines 108.
- the memory cell selection circuitry 110 may generate such control signals using address data, for example, row address data.
- memory cell selection circuitry 110 may include a conventional word line decoder and/or driver.
- control/selection techniques and circuitry therefor to implement the memory cell selection technique. Such techniques, and circuitry therefor, are well known to those skilled in the art. All memory cell control/selection techniques, and circuitry therefor, whether now known or later developed, are intended to fall within the scope of the present inventions.
- memory cell selection circuitry 110 may generate the isolation enable signai(s) using the row addresses and appropriate addressing decoding architecture (which may be a subset of the pre-existing decoding architecture).
- memory cell selection circuitry 110 may employ the control signals applied on the associated word line 28 in conjunction with appropriate logic (for example, an n-input OR gate wherein the "n" inputs are connected to word lines 28 which are connected to memory cells 12 which are associated with bit line segment 32x n ; in this way, if any of the associated word lines 28 are enabled, the OR gate connected to receive those word lines 28 generates an active high for the associated isolation enable signal (See, for example, FIGURE 13C)).
- memory cell selection circuitry 110 may employ any control/selection techniques, and circuitry therefor, whether now known or later developed, to enable and/or control the isolation circuits 104; all such techniques and circuitry are intended to fall within the scope of the present inventions.
- the "default" condition may include bit line segments 32x n connected to their respective associated bit lines 32x.
- the decoded or selected bit line segment(s) may remain connected to the associated bit line and all unaddressed or unselected segments 32 may be isolated from the associated bit lines via associated isolation circuits 104.
- the bit line segments are connected to their respective associated until the associated isolation circuits are disabled (or enabled depending on the type of isolation circuit employed) thereby disconnecting unselected bit line segments form their associated bit line.
- reading and programming circuitry 112 reads data from and writes data to selected memory cells 12.
- the reading and programming circuitry 112 includes a plurality of data sense/write circuitry 114 having data sense amplifiers.
- Each data sense/write circuitry 114 receives at least one bit line 32 and an output of reference generator circuitry 116 (for example, a current or voltage reference signal).
- reference generator circuitry 116 for example, a current or voltage reference signal.
- data sense/write circuitry 114a-x includes a data sense amplifier (for example, a cross- coupled sense amplifier as described and illustrated in the Non-Provisional U.S. Patent Application Serial No.
- the data sense amplifier may employ voltage and/or current sensing circuitry and/or techniques.
- a current sense amplifier may compare the current from the selected memory cell to a reference current, for example, the current of one or more reference cells. From that comparison, the circuitry may be determined whether memory cell 12 contained a logic high (relatively more majority carries 34 contained within body region 18) or logic low data state (relatively less majority carries 28 contained within body region 18).
- the present inventions may employ any type or form of data sense/write circuitry 114 to read the data stored in memory cells 12.
- the data sense/write circuitry 114 may implement one or more sense amplifiers, using voltage or current sensing techniques, to sense the data state stored in memory cell 12.
- reading and programming circuitry 112 may employ any architecture or layout and/or technique of sensing data from and/or writing data into memory cells 12.
- reading and programming circuitry 112 may employ the architectures, circuitry and techniques described and illustrated in U.S. Non-Provisional Patent Application Serial No. 11/787,718, filed by Popoff, on April 17, 2007, and entitled "Semiconductor Memory Array Architecture, and Method of Controlling Same", the application being incorporated herein by reference in its entirety.
- reading and programming circuitry 112 includes data sense/write circuitry 114a coupled to bit lines 32a and 32c, and data sense/write circuitry 114b coupled to bit lines 32b and 32d.
- one of the bit lines (i.e., the active bit line) is selectively connected to the data sense and/or write circuitry in order to sense the data state in a memory cell 12 and/or write a data state into a memory cell 12 which is associated with the selected bit line.
- the bit lines 32a and 32c is connected to the sense circuitry in data sense/write circuitry 114a.
- one of the bit lines 32b and 32d is connected to the sense circuitry in data sense/write circuitry 114b.
- the active bit line is selected by memory cell selection circuitry 110 using, for example, one or more bits of the row address (for example, the MSB or LSB).
- the other bit line is disconnected from the sensing circuitry of data sense/write circuitry 114.
- integrated circuit device 100 may also include reference generator circuitry 116.
- the reference generator circuitry 116 generates a reference signal (for example, a voltage and/or current reference signal) which is provided to reading and programming circuitry 112 via signal line 118.
- the reading and programming circuitry 112, and, in particular, data sense/write circuitry; 108 employs the reference signal to determine the data state of the selected memory cell 12 during, for example, a read operation.
- memory cell selection circuitry 110 in response to an address signal designating memory cells 12 connected to, for example, word line 28d, applies a control signal on word line 28d and isolation select line 108a.
- isolation circuit 104ai couples bit line segment 32ai to bit line 32a.
- the data sensing circuitry for example, a cross-coupled sense amplifier
- reading and programming circuitry 112 may read the data state of memory cell 12a 4 .
- isolation circuit 104bi in response to a isolation select signal applied on isolation select line 108a, couples bit line segment 32bi to bit line 32b.
- the data state of memory cell 12b 4 may be read by the data sensing circuitry of reading and programming circuitry 112.
- the data sensing circuitry in reading and programming circuitry 112 compares a signal from the selected memory cells 12 (in this example, memory cells 12a 4 and 12b 4 ) to a reference signal from reference generator circuitry 116 to determine the data state stored in the selected memory cells 12.
- isolation circuit 104a 2 and isolation circuit 104b 2 isolate memory cells 12 which are associated with or connected to bit line segments 32a2 and 32b2 (i.e., memory cells 12as-12a 8 and 12bs-12b 8l respectively). That is, transistors 14 of memory cells 12 which are connected to the other bit line segments 32x ⁇ associated with bit lines 32a and 32b are "isolated" during the read or write operations.
- a drain voltage is passed through isolation transistor 106 associated with the selected memory cell 12 of the associated bit line segments 32x n , the voltage may adversely impact the other cells of that bit line segment; the other memory cells 12 in memory cell array 102 are isolated.
- bit line segments 32x n are less susceptible to voltage/current disturbance on bit line 32 during the read operation of memory cells 12 connected to other bit line segments 32x n (in this example, bit line segments 32ai and 32bi).
- the present inventions may facilitate implementing significant burst read and write operations where the memory cells isolated from bit lines 32, via isolation circuit 104x n , may be read in a burst read manner (for example, by sequentially addressing those word lines 28 which are associated with a given bit line segment 32).
- memory cell selection circuitry 110 applies a control signal on word line 28e and isolation select line 108b.
- isolation circuit 104a 2 couples bit line segment 32a2 to bit line 32a.
- isolation circuit 104b 2 in response to an isolation select signal applied on isolation select line 108b, couples bit line segment 32b 2 to bit line 32b.
- the data writing circuitry of reading and programming circuitry 112 may write (or refresh) the data state of memory cells 12a 5 and 12bs.
- isolation circuits 106ai and 106D 1 isolate memory cells 12 which are connected to bit line segments 32ai and 32bi (i.e., memory cells 12ai-12a 4 and 12bi-12b 4> respectively). Accordingly, such memory cells are less susceptible to voltage/current disturbance on bit line 32 during the write operation of memory cells 12 connected to other bit line segments 32x n (in this example, bit line segments 32a 2 and 32b 2 ).
- the present inventions may facilitate implementing significant burst write operations where the memory cells isolated from bit lines 32, via isolation circuit 104x n , may be written in a burst write manner (for example, by sequentially addressing those word lines 28 which are associated with a given bit line segment 32).
- FIGURES 4A-4C the discussion above with respect to FIGURES 4A-4C is applicable to the embodiment illustrated in FIGURE 4E wherein the source lines 32 are, among other things, routed parallel to word lines 28.
- FIGURE 4E the discussion above with respect to FIGURES 4A-4C is applicable to the embodiment illustrated in FIGURE 4E wherein the source lines 32 are, among other things, routed parallel to word lines 28.
- FIGURE 4E the discussion above with respect to FIGURES 4A-4C is applicable to the embodiment illustrated in FIGURE 4E wherein the source lines 32 are, among other things, routed parallel to word lines 28.
- FIGURE 4E the discussion above with respect to FIGURES 4A-4C is applicable to the embodiment illustrated in FIGURE 4E wherein the source lines 32 are, among other things, routed parallel to word lines 28.
- the present inventions may include memory cells 12 having electrically floating body transistor 14, as described above.
- the memory cells 12 may include electrically floating body transistor 14 that are N-channel type transistor (see, FIGURES 4A-4C, 4E and 5A) or P-channel type transistors (see, FIGURES 5B and 5C).
- isolation circuit 104ai may include N-channel type transistor(s) (see, FIGURES 4A-4C and 4E) or P-channel type transistors (see, FIGURES 5A and 5B).
- isolation circuit 104 includes a P-channel type transistor(s)
- a more efficient positive voltage transfer may be obtained between (i) bit line segment 32x n and its associated bit line 32 (during a read operation) and (ii) bit line 32 and its associated bit line segment 32x n (during a write operation).
- isolation circuit 104 includes a N-channel type transistors
- the memory cells 12 include P-channel type transistor 14 (see, for example, FIGURE 5C)
- a more efficient voltage transfer may be obtained between (i) bit line segment 32x n and its associated bit line 32 (during a read operation) and (ii) bit line 32 and its associated bit line segment 32x n (during a write operation).
- isolation circuit 104 may include a plurality of transistors 106Xnm and 106x nm +i-
- isolation circuit 104ai includes isolation transistors 106an and 106ai2 and isolation circuit 104a 2 includes isolation transistors 106a2i and 106a 22 -
- isolation transistors 106an and lO ⁇ a ⁇ and isolation transistors 106a2i and 106a 2 2 each form a CMOS arrangement/circuit.
- memory cell selection circuitry 110 in response to an address signal designating memory cells 12ai connected to, for example, word line 28a, memory cell selection circuitry 110 applies a control signal on word line 28a and isolation select line 108ai and 108a 2 .
- isolation circuit 104ai couples bit line segment 32ai to bit line 32a.
- the isolation circuit 104a 2 is not enabled and, as such, maintains bit line segment 32a 2 disconnected from bit line 32a.
- memory cells 12a 5 - 12b a are isolated from bit line 32a during the read or write operations and, when a drain voltage is passed through isolation transistor 104an and 104ai 2 , the voltage does not adversely impact the memory cells associated with the bit line segments associated with bit line 32a. Accordingly, such memory cells are less susceptible to voltage/current disturbance on bit line 32b during the read operation of memory cells 12ai.
- the present inventions may facilitate implementing significant burst read and write operations where the memory cells isolated from bit lines 32, via isolation circuit 104x n , may be read in a burst read manner.
- Implementing a CMOS isolation circuit may enhance or improve the charge transfer from bit line 32x to an associated segmented bit line 32x n , (and/or vice versa).
- employing a CMOS isolation circuit may also enhance the access times of the read and write operations.
- inefficiency may be mitigated by increasing the number of memory cells 12 which are associated with a given bit line segment 32x n and/or increasing the number of bit line segments 32x n associated with each bit line 32.
- isolation circuits 104 may be located adjacent each other, in a mirror layout, to improve array efficiency.
- isolation transistors 106x n of isolation circuits 104 may be juxtaposed so that the one or more regions of isolation transistors 106x n are "shared" or are a common region.
- isolation transistor 106ai and isolation transistor 106a 2 share a drain region which may reduce the area of the isolation circuits 104 and thereby improve the efficiency of memory cell array 102.
- isolation circuits 104 having a CMOS architecture may also include a mirror layout, to improve array efficiency.
- the PMOS or NMOS type isolation transistors 106x n of adjacent isolation circuits 104 may be juxtaposed so that the one or more regions of isolation transistors 106x n are "shared" or are a common region.
- PMOS-type isolation transistor 106a 12 and PMOS-type isolation transistor 106a 22 may share a drain region. In this way, the area occupied by isolation circuits 104ai and 104a 2 may be reduced which may improve the efficiency of memory cell array 102.
- isolation circuits 104 include two or more transistors including an isolation transistor and a clamp transistor.
- isolation circuit 104x includes isolation transistor 106x n m and clamp transistor 106x n m+i-
- isolation circuit 104ai includes isolation transistor 106an and clamp transistor 106ai2-
- isolation transistor 106x nm selectively and responsively connects/isolates associated bit line segment 32x n (for example, bit line segment 32ai) to the associated bit line 32x (for example, bit line 32a).
- the clamp transistor 106x nm+1 is employed to hold or maintain associated bit line segment 32x n at a predetermined voltage.
- the predetermined voltage may be a fixed voltage, such as, for example, ground, common or 0 Volts. In this way, the voltage on bit line segment 32x n is not “floating" but may be maintained at a predetermined and/or fixed voltage.
- memory cell selection circuitry 110 in response to an address signal designating memory cells 12ai connected to, for example, word line 28a, memory cell selection circuitry 110 applies a control signal on word line 28a and isolation select line 108ai and clamp transistor line 108a 2 .
- isolation transistor 106an is enabled to couple bit line segment 32ai to bit line 32a and clamp transistor 106ai 2 is disabled to release bit line segment 32ai from the predetermined and/or fixed voltage.
- the isolation circuit 104a 2 is not enabled and, as such, maintains bit line segment 32a 2 disconnected from bit line 32a and maintained at a predetermined and/or fixed voltage.
- isolation transistor 106a 2 i is disabled which decouples bit line segment 32a 2 from bit line 32a and clamp transistor 10Oa 22 is enabled which holds bit line segment 32a 2 at a predetermined and/or fixed voltage.
- memory cells 12a 5 - 12ba are isolated from bit line 32a during the read or write operations and the drain regions of transistors 14a 5 - 14b ⁇ are maintained at a predetermined and/or fixed voltage. Accordingly, such memory cells are less susceptible to voltage/current disturbance on bit line 32b during the read operation of memory cells 12ai and the drain regions of transistors 14a 5 - 14b ⁇ do not electrically "float".
- any leakage currents that may tend to "charge-up" the bit line segment 32a 2 are addressed and/or controlled by enabling clamp transistor 10Oa 22 , which maintains bit line segment 32a 2 at a predetermined and/or fixed voltage. Although this may not present a disturb due to the limited power available, it may be advantageous to eliminate any "charging" of bit line segment 32a x via the clamp transistor.
- the embodiment of FIGURE 8A also completes the discharge of bit line segment 32a x where a PMOS-type transistor is employed as the isolation transistor 106a.
- the present inventions may implement memory cells 12 including N-channel type transistor (see, FIGURES 5A and 6A) or P- channel type transistors (see, FIGURES 5B and 5C).
- isolation transistor 106xnm may be N-channel type transistor(s) (see, FIGURES 8B and 8C) or P-channel type transistors (see, FIGURES 8A and 8D).
- clamp transistors 106x nm+ i may be N-channel type transistor(s) (see, FIGURES 8A and 8C) or P-channel type transistors (see, FIGURES 8B and 8D). All permutations and combinations are intended to fall within the scope of the present inventions.
- isolation transistor 106x nm may be enabled coincident (or substantially coincident) with disabling the associated clamp transistor 106x nm +i-
- Such timing may be implemented by controlling the operating/response characteristics of the All permutations of timing the
- the present inventions may include an even number of memory cells 12 associated with a given bit line segment 32a x or an odd number of memory cells 12 associated with a given bit line segment 32a x .
- FIGURE 9A wherein three memory cells are associated with each bit line segment
- FIGURE 9B wherein five memory cells are- associated with each bit line segment
- the efficiency of memory cell array 102 may be improved and/or enhanced since memory cells 12 of adjacent or neighboring bit line segments 32a x and 32a x+ i may share a common region (for example, source region) and/or contact area.
- an odd number of memory cells 12 per bit line segment 32a x may also be advantageous for implementing parity or ECC (error correction code) techniques wherein one of the memory cells coupled to the bit line segment 32a x may be employed for parity or ECC.
- ECC error correction code
- any number of memory cells may be associated with a given bit line segment.
- All embodiments and/or features described and illustrated herein may be implemented with an even number of memory cells (for example, 2, 4, 6, 8, 10, 12, etc.) or odd number of memory cells (for example, 1 , 3, 5, 7, 9, 11 , 13, etc.) being associated with a predetermined bit line segment.
- an even number of memory cells for example, 2, 4, 6, 8, 10, 12, etc.
- odd number of memory cells for example, 1 , 3, 5, 7, 9, 11 , 13, etc.
- the present inventions may be implemented in a logic device having a memory portion and logic portion (see, for example, FIGURES 10A and 10C), or an integrated circuit that is primarily a memory device (see, for example, FIGURE 10B).
- the logic device may be, for example, a processor, controller, field programmable gate array, state machine, and/or a device including same.
- the present inventions may be implemented in any device employing a memory cell array.
- integrated circuit device 100 may include a plurality of memory cell arrays 12a-12x, each having corresponding reading and programming circuitry 112a-112x. Moreover, as illustrated in FIGURE 11 A, adjacent arrays 10a and 10b may share reading and programming circuitry 112b. Alternatively, with reference to FIGURE 11 B, integrated circuit device 100 may include memory array 102 which is connected to reading and programming circuitry 112a and 112b. In this embodiment, memory array 102 may be embedded memory within an integrated circuit device 100 which includes complex and/or extensive logic circuitry (not illustrated).
- integrated circuit 100 may include a plurality of arrays 10a and 10b, connected to reading and programming circuitry 112a-112d, respectively.
- the reading and programming circuitry 112a-112d may be located or disposed at the edges and in the center of the associated arrays 102a and 102b, respectively. (See, for example, FIGURE 11C).
- the present inventions may be implemented in conjunction with any memory cell technology, whether now known or later developed.
- the memory cells may include one or more electrically floating body transistors, one transistor-one capacitor architecture, electrically floating gate transistors, junction field effect transistors (often referred to as JFETs), or any other, memory/transistor technology whether now known or later developed. All such memory technologies are intended to fall within the scope of the present inventions.
- the present inventions may be implemented in conjunction with any type of memory (including discrete or integrated with logic devices), whether now known or later developed.
- the memory may be a DRAM, SRAM and/or Flash. All such memories are intended to fall within the scope of the present inventions.
- the memory cells of the memory cell array may include at least one electrically floating body transistor which stores an electrical charge in the electrically floating body region of the transistor.
- One type of such memory cell is based on, among other things, a floating body effect of semiconductor on insulator (SOI) transistors. (See, for example, (1) U.S. Patent 6,969,662, (2) Okhonin et al., U.S. Patent Application Publication No.
- the memory cell may consist of one or more PD and/or FD SOI transistor (or one or more transistors formed on or in bulk material/substrate) having a gate, which is disposed adjacent to the electrically floating body and separated therefrom by a gate dielectric.
- the body region of the transistor is electrically floating in view of the insulation or non- conductive region (for example, in bulk-type material/substrate) disposed beneath the body region.
- the state of memory cell is determined by the concentration of charge within the body region of the SOI transistor.
- the memory cells of the memory cell array may be comprised of N-channel, P-channel and/or both types of transistors.
- circuitry that is peripheral to the memory array may include P-channel and/or N-channel type transistors (including, for example, transistors formed in bulk, PD SOI, FD SOI and/or combinations thereof).
- P-channel and/or N-channel type transistors including, for example, transistors formed in bulk, PD SOI, FD SOI and/or combinations thereof.
- suitable write and read voltages are well known to those skilled in the art (and in view of the U.S. Patents and U.S. Patent Applications incorporated herein by reference).
- the present inventions may be implemented in conjunction with any memory cell array architecture and/or control technique.
- the present inventions may be employed or implemented in conjunction with one or more of the memory cell arrays and/or techniques for programming, reading, controlling and/or operating a memory cell and memory cell array including, for example, (1) Okhonin et al., U.S. Patent Application Publication No. 2006/0131650 ("Bipolar Reading Technique for a Memory Cell Having an Electrically Floating Body Transistor"), (2) Okhonin et al., U.S. Patent Application Publication No. 2007/0058427 ("Memory Cell and Memory Cell Array Having an Electrically Floating Body Transistor, and Methods of Operating Same”), (3) U.S.
- the entire contents of these U.S. patent applications including, for example, the inventions, features, attributes, architectures, configurations, materials, techniques and advantages described and illustrated therein, are hereby incorporated by reference herein. For the sake of brevity, those discussions will not. be repeated; rather those discussions (text and illustrations), including the discussions relating to the memory cell, architecture, layout, structure, are incorporated by reference herein in its entirety.
- memory cells and/or memory cell arrays may be configured and/or controlled using any of the memory cell arrays, architectures and/or control/operation techniques described and illustrated in the following U.S. patent applications:
- the present inventions may be fabricated using well known techniques and/or materials. Indeed, any fabrication technique and/or material, whether now known or later developed, may be employed to fabricate the memory cells, transistors and/or memory array(s).
- the present inventions may employ silicon (whether bulk-type or SOI), germanium, silicon/germanium, gallium arsenide or any other semiconductor material in which transistors may be formed.
- the electrically floating body transistors, memory cells, and/or memory array(s) may employ the techniques described and illustrated in U.S. Patent Application entitled “Integrated Circuit Device, and Method of Fabricating Same", which was filed on July 2, 2004, by Fazan, Serial No. 10/884,481 (U.S.
- an integrated circuit device includes memory section (having a plurality of memory cells, for example, PD or FD SOI memory transistors) and logic section (having, for example, high performance transistors, such as FinFET, multiple gate transistors, and/or non-high performance transistors (for example, single gate transistors that do not possess the performance characteristics of high performance transistors - not illustrated)).
- memory section having a plurality of memory cells, for example, PD or FD SOI memory transistors
- logic section having, for example, high performance transistors, such as FinFET, multiple gate transistors, and/or non-high performance transistors (for example, single gate transistors that do not possess the performance characteristics of high performance transistors - not illustrated)
- the memory cell and/or memory cell array, as well as the circuitry of the present inventions may be implemented in an integrated circuit device having a memory portion and a logic portion (see, for example, FIGURES 10A and 10C), or an integrated circuit device that is primarily a memory device (see, for example, FIG
- the memory array may include a plurality of memory cells arranged in a plurality of rows and columns wherein each memory cell includes a transistor (whether fabricated in a bulk-type material or SOI material), for example, an electrically floating body transistor.
- the memory arrays may be comprised of N-channel, P-channel and/or both types of transistors.
- circuitry that is peripheral to the memory array for example, data sense circuitry (for example, sense amplifiers or comparators), memory cell selection and control circuitry (for example, word line and/or source line drivers), as well as row and column address decoders) may include P-channel and/or N-channel type transistors.
- the present inventions may be implemented in conjunction with memory cells 120 which implement any memory cell technology that generates at least two current or voltage values (each current or voltage being representative of, for example, a respective data state) and employs a reference to discriminate such data states.
- the reference may be a current, voltage and/or time or temporal value (i.e., wherein a data state is determined based on detecting a signal within a given or predetermined period of time (for example, a logic high when a signal is detected with the given or predetermined period of time and a logic low when the signal is not detected with the given or predetermined period of time)).
- memory cells 120 may be comprised of electrically floating gate transistors, junction field effect transistors (often referred to as JFETs), or any other memory/transistor technology whether now known or later developed. All such memory technologies are considered to fall within the scope of the present inventions. Indeed, such memory cells may be employed in any of the embodiments described and/or illustrated herein. Indeed, all permutations and combinations of such memory cells with such embodiments and/or features thereof, are intended to fall within the scope of the present inventions. For the sake of brevity, such permutations and combinations are not discussed in detail herein.
- electrically floating body transistor 14 may be a symmetrical or non-symmetrical device. Where transistor 14 is symmetrical, the source and drain regions are essentially interchangeable. However, where transistor 14 is a non-symmetrical device, the source or drain regions of transistor 14 have different electrical, physical, doping concentration and/or doping profile characteristics. As such, the source or drain regions of a nonsymmetrical device are typically not interchangeable. This notwithstanding, the drain region of the electrically floating N-channel type transistor of the memory cell (whether the source and drain regions are interchangeable or not) is that region of the transistor that is connected to the bit line/sense amplifier.
- the inventions (and embodiments thereof) described and illustrated herein are entirely applicable to N-channel and/or P-channel type transistors.
- the discussion described and illustrated only source and drain implants, other implants may also be included.
- the memory arrays may be comprised of N- ' channel type transistors, P-channel type transistors and/or both types of transistors, as well as partially depleted and/or fully depleted type transistors.
- circuitry that is peripheral to the memory array may include fully depleted type transistors (whether P-channel and/or N-channel type).
- circuitry may include partially depleted type transistors (whether P- channel and/or N-channel type).
- memory cell selection circuitry 110 may employ any circuitry and/or technique now known or later developed to select one or more memory cells for reading and/or programming. (See, for example, FIGURES 13A, 13B and 13C). Indeed, all such techniques and circuitry therefor, whether now known or later developed, are intended to fall within the scope of the present inventions.
- reading and programming circuitry 112 may include output pass gates, latches and/or column switch circuitry to facilitate and/or implement read and write operations to memory cells 12.
- output pass gates latches and/or column switch circuitry to facilitate and/or implement read and write operations to memory cells 12.
- reference generator circuitry 116 is described in the context of generating, providing and/or supplying a reference current or voltage.
- the reference current or voltage may be substantially equal to one-half of the summation of the currents in a first reference cell, which has a logic low data state, and a second reference cell, which has a logic high data state.
- Other circuitry and techniques may be employed to generate the reference currents used by data sense amplifier circuitry to sense, sample and/or determine the data state of a selected memory cell 12. Indeed, all such reference current generation techniques and circuitry therefor, whether now known or later developed, are intended to be within the scope of the present inventions.
- U.S. Patent 6,912,910 Reference Current Generator, and Method of Programming, Adjusting and/or Operating Same
- U.S. Patent 6,912,910 Reference Current Generator, and Method of Programming, Adjusting and/or Operating Same
- the present inventions may employ the circuitry and techniques for generating a reference current for data sense amplifier circuitry 102 as described and illustrated in U.S. Patent Application Serial No. 11/515,667, which was filed by Bauser on September 5, 2007, and entitled “Method and Circuitry to Generate a Reference Current for Reading a Memory Cell, and Device Implementing Same” (U.S. Patent Application Publication US 2007/0064489).
- U.S. Patent Application Serial No. 11/515,667 including, for example, the inventions, features, attributes, architectures, configurations, materials, techniques and advantages described and illustrated therein, are hereby incorporated by reference herein.
- the present inventions may employ the circuitry and techniques for independently controlling certain parameters (for example, temporal or voltage), for a memory operation (for example, restore, write, refresh), to program or write a predetermined data state into a memory cell (for example, programming or writing data state "1" or "0" into a memory cell) as described and illustrated in U.S. Patent Application Serial No. 11/590,147, which was filed by Popoff et al. on October 31, 2006, and entitled "Method and Apparatus for Varying the Programming Duration and/or Voltage of an Electrically Floating Body Transistor, and Memory Cell Array Implementing Same".
- certain parameters for example, temporal or voltage
- a memory operation for example, restore, write, refresh
- program or write a predetermined data state into a memory cell for example, programming or writing data state "1" or "0" into a memory cell
- the duration of programming/writing/refreshing of a given memory state into a memory cell by data write and sense circuitry may be controlled, adjusted, determined and/or predetermined according to or based on the given memory operation (for example, restore, write, refresh).
- the voltage conditions applied to the memory cell for programming/writing a given memory state into a memory cell by data write and sense circuitry may be controlled and/or adjusted according to the memory operation (for example, restore, write, refresh).
- the present inventions may be employed in conjunction with the circuitry and techniques for generating a voltage, for example, for use during a memory operation (for example, restore, write, refresh) to program or write a data state into a memory cell (for example, programming or writing data state "1" or 11 O" into a memory cell) as described and illustrated in U.S. Provisional Patent Application Serial No. 60/932,223, which was filed by Fisch and Bauser on May 30, 2007, and entitled "Integrated Circuit Having Voltage Generation Circuitry for Memory Cell Array, and Method of Operating and/or Controlling Same".
- the structure and capacitance of the memory cell array may be modified, changed and/or configured via controlling the number of bit line segments that are connected to the associated bit lines. By connecting one or more bit line segments to a bit line, the capacitance of a predetermined and selected portion the memory cell array can be changed or adjusted.
- the voltage generation circuitry of the present inventions may be implemented in a local manner (i.e., using two or more bit lines of an array or sub-array) and/or in a more global manner (i.e., using all or substantially all of an array or sub- array) without consuming a significant area of the integrated circuit. Implementing the present inventions in conjunction with the circuitry and techniques of U.S. Patent Application Serial No.
- 60/932,223 provides an additional level of controlling the amplitude of the generated voltage.
- the present inventions are neither limited to any single aspect nor embodiment thereof, nor to any combinations and/or permutations of such aspects and/or embodiments.
- each of the aspects of the present inventions, and/or embodiments thereof may be employed alone or in combination with one or more of the other aspects of the present inventions and/or embodiments thereof.
- the present inventions may employ an isolation circuit (including, for example, a CMOS type (see FIGURE 7C) which may or may not include a clamp transistor (see FIGURE 8A)) in conjunction with any layout (for example, a mirror type layout (see FIGURE 7B)).
- CMOS type see FIGURE 7C
- FIGURE 8A CMOS type
- FIGURE 7B mirror type layout
- the "default” condition may include bit line segments 32x n that are connected to their respective associated bit lines 32x — for example, during “inactive" memory cycles.
- the selected/decoded bit line segment(s) may remain connected to the associated bit line and all unselected or unaddressed segments 32x n may be isolated from the associated bit lines 32x via (disabling or enabling) the associated isolation circuits 104.
- bit line segments are connected to their respective associated until the associated isolation circuits are disabled (or enabled depending on the type of isolation circuit employed) thereby disconnecting unselected or unaddressed bit line segments form their associated bit line.
- this embodiment may be implemented in any and all of the embodiments discussed above. For the sake of brevity, such discussions will not be repeated.
- circuit may mean, among other things, a single component (for example, electrical/electronic and/or microelectromechanical) or a multiplicity of components (whether in integrated circuit form or otherwise), which are active and/or passive, and which are coupled together to provide or perform a desired function.
- circuitry may mean, among other things, a circuit (whether integrated or otherwise), a group of such circuits, one or more processors, one or more state machines, one or more processors implementing software, or a combination of one or more circuits (whether integrated or otherwise), one or more state machines, one or more processors, and/or one or more processors implementing software.
- data may mean, among other things, a current or voltage signal(s) whether in an analog or a digital form.
- an isolation circuit disposed between the bit line and a subset of the floating body memory cells may alleviate, minimize, manage and/or control disturbance on the bit line of other memory cells.
- the use of an isolation circuit in this manner provides a plurality of bit line segments, associated with a given bit line, which are selectively and responsively coupled to the associated bit line via the isolation circuit.
- This architecture may provide the advantage of allowing longer bit lines which improves array utilization.
- the segmented bit line architecture of the present inventions may enhance the burst read and write operations where the memory cells of an associated bit line segment may be read or written in a burst read or burst write manner via, among other things, enabling the associated isolation circuit.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Semiconductor Memories (AREA)
- Static Random-Access Memory (AREA)
Abstract
An integrated memory circuit device having a memory cell array (102) including a plurality of bit lines (e.g., 32a, 32b) and a plurality of bit line segments (e.g., 32a1, 32b1) wherein each bit line segment is coupled to an associated bit line (32a, 32b). The memory cell array (102) further includes a plurality of memory cells (12), wherein each memory cell (12) includes a transistor (14) having a first region, a second region, a body region, and a gate coupled to an associated word line (28) via an associated word line segment. A first group of memory cells (12) is coupled to the first bit line (32a) via the first bit line segment (32a1) and a second group of memory cells (12) is coupled to the second bit line (32b) via the second bit line segment (32b1). A plurality of isolation circuits (104), disposed between each bit line segment (32a1, 32b1) and its associated bit line (32a, 32b), responsively connect the associated bit line segment to or disconnect the associated bit line segment (32a1, 32b1) from the associated bit line (32a, 32b).
Description
Integrated Circuit Including Memory Array Having a Segmented Bit Line Architecture and Method of Controlling and/or Operating Same
RELATED APPLICATION
This application claims priority to U.S. Provisional Application Serial No. 60/830,084, entitled "Integrated Circuit Having Memory Array having a Segmented Bit Line Architecture, and Method of Controlling and/or Operating Same", filed July 11, 2006; the contents of this provisional application are incorporated by reference herein in their entirety.
BACKGROUND
In one aspect, the present inventions described and illustrated herein relate to an integrated circuit device having a memory cell array including a plurality of rows and columns, and techniques for controlling and/or operating such a device. More particularly, in one aspect, the present inventions relate to an integrated circuit having memory cell array including a plurality of bit lines and a plurality of bit line segments, wherein a plurality of bit line segments are associated with each bit line, and wherein each bit line segment includes a plurality of memory cells (for example, memory cells having an electrically floating body in which a charge is stored) associated therewith and connected thereto; isolation circuits selectively and responsively couple an associated bit line segment to an associated bit line.
Briefly, with reference to FIGURE 1, memory cell array 10 typically includes a plurality of memory cells 12 arranged in a matrix of rows and columns. A row address decoder enables one or more rows to be read by sensing circuitry (for example, a plurality of sense amplifiers). A column decoder, in response to an address, selects one or more of the outputs of the data sensing circuitry.
One type of dynamic random access memory cell is based on, among other things, a floating body effect of SOI transistors. (See, for example, U.S. Patent 6,969,662). In this regard, the memory cell may consist of a partially depleted (PD) or a fully depleted (FD) SOI transistor (or transistor formed in bulk material/substrate) on having a channel, which is disposed adjacent to the body and separated therefrom by a
gate dielectric. The body region of the transistor is electrically floating in view of the insulation or non-conductive region (for example, in bulk-type material/substrate) disposed beneath the body region. The state of cell is determined by the concentration of charge in the body of the transistor.
With reference to FIGURES 2A, 2B1 2C and 2D, memory cell array 10 may include a plurality of memory cells 12, each consisting of transistor 14 having gate 16, an electrically floating body region 18, source region 20 and drain region 22. The body region 18 is disposed between source region 20 and drain region 22. Moreover, body region 18 is disposed on or above region 24, which may be an insulation region (for example, in SOI material) or non-conductive region (for example, in bulk-type material). The insulation or non-conductive region may be disposed on substrate 26.
Data is written into or read from a selected memory cell by applying suitable control signals to a selected word line(s) 28, and/or a selected bit line(s) 32. The source line (30) is a common node in a typical implementation though it could be similarly decoded. In response, charge carriers are accumulated in or emitted and/or ejected from electrically floating body region 18 wherein the data states are defined by the amount of carriers within electrically floating body region 18. Notably, the entire contents of the Semiconductor Memory Device Patent Application, including, for example, the features, attributes, architectures, configurations, materials, techniques and advantages described and illustrated therein, are incorporated by reference herein.
As mentioned above, memory cell 12 of memory cell array 10 operates by accumulating in or emitting/ejecting majority carriers (electrons or holes) 34 from body region 18 of, for example, N-channel transistors. (See, FIGURES 3A and 3B). In this regard, accumulating majority carriers (in this example, "holes") 34 in body region 18 of memory cells 12 via, for example, impact ionization near source region 20 and/or drain region 22, is representative of a logic high or "1" data state. (See, FIGURE 3A). Emitting or ejecting majority carriers 34 from body region 18 via, for example, forward biasing the source/body junction and/or the drain/body junction, is representative of a logic low or "0" data state. (See, FIGURE 3B).
Notably, an advantage of the floating body memory cell compared to a more traditional DRAM cell (i.e., one transistor and one capacitor) is that the floating body memory cell does not require an associated capacitor to store charge. This tends to reduce process complexity and provide a smaller memory cell footprint. In this way, the
cost of a memory ceil array implementing such memory cells is less than conventional memory cell arrays.
Another significant concern in memory cell arrays is power consumption. The need for products with reduced power consumption is particularly acute due to proliferation of battery powered products. With the floating body memory, one source of power consumption is the power consumed during refresh operations. A refresh operation involves reading the state of a cell and re-writing that cell to the state that was read. This may be necessary as a result of gradual loss of charge over time in the floating body. The rate of charge loss increases in a floating body array when disturb voltages are applied to the nodes of a given cell. These disturb voltages occur in an array when reads and writes are made to rows in a shared array. The unselected row remains with its gate off, but its drain nodes are "exposed" to changing voltages due to the voltages applied to the shared bit line.
Notably, the above mentioned disturb voltage tends to reduce the refresh interval necessary to maintain stored data and thus, increase the power consumption required to maintain stored data.
SUMMARY OF INVENTIONS
There are many inventions described and illustrated herein. The present inventions are neither limited to any single aspect nor embodiment thereof, nor to any combinations and/or permutations of such aspects and/or embodiments. Moreover, each of the aspects of the present inventions, and/or embodiments thereof, may be employed alone or in combination with one or more of the other aspects of the present inventions and/or embodiments thereof. For the sake of brevity, many of those permutations and combinations will not be discussed separately herein.
In a first principle aspect, certain of the present inventions are directed to an integrated circuit device (for example, logic device or discrete memory device) comprising a memory cell array including (1) a plurality of bit lines, (2) a plurality of bit line segments, wherein at least two bit line segments are associated with each bit line and wherein each bit line segment is selectively and responsively coupled to or decoupled from its associated bit line, (3) a plurality of word lines, and (4) a plurality of memory cells, wherein each memory cell stores at least two data states and includes a
transistor. Each transistor of each memory cell includes a first region connected to an associated bit line segment, a second region, a body region disposed between the first region and the second region, and a gate disposed over the body region and coupled to an associated word line. The integrated circuit device includes a first group of memory cells is coupled to a first bit line via a first bit line segment, a second group of memory cells is coupled to the first bit line via a second bit line segment, a third group of memory cells is coupled to a second bit line via a third bit line segment, and a fourth group of memory cells is coupled to the second bit line via a fourth bit line segment. The integrated circuit device of certain aspects of the inventions also includes first circuitry, coupled to the first and second bit lines, to sense the data state stored in the memory cells of the first, second, third and fourth groups of memory cells.
In one embodiment, the integrated circuit device may include a plurality of isolation circuits, wherein each isolation circuit is associated with a bit line segment and wherein each isolation circuit is disposed between the associated bit line segment and the associated bit line thereof. The isolation circuit responsively connects the associated bit line segment to or disconnects the associated bit line segment from the associated bit line.
In one embodiment, each isolation circuit includes a first transistor (P-type or an N-type transistor) comprising: (i) a first region connected to the associated bit line, (ii) a second region connected to the associated bit line segment, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal. In another embodiment, each isolation circuit further includes a second transistor (P-type or an N-type transistor) comprising: (i) a first region connected to the associated bit line segment, (ii) a second region connected to a predetermined voltage, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal.
In another embodiment, each isolation circuit includes a plurality of transistors including a first transistor and a second transistor, wherein the first and second transistors are arranged in a CMOS configuration. The isolation circuit may further include a third transistor comprising: (i) a first region connected to the associated bit line segment, (ii) a second region connected to a predetermined voltage, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal.
In yet another embodiment of this aspect of the inventions, the integrated circuit device further includes a plurality of isolation circuits, wherein each isolation circuit is associated with a bit line segment and wherein each isolation circuit is disposed between the associated bit line segment and the associated bit line thereof. The plurality of isolation circuit includes first isolation circuit is disposed between the first bit line segment and the first bit line, a second isolation circuit is disposed between the second bit line segment and the first bit line. The first and second isolation circuits each include a transistor comprising: (i) a first region connected to the first bit line, (ii) a second region connected to the associated bit line segment, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal, wherein the transistors of the first and second isolation circuits share the first region. In one embodiment, the transistors of the first and second isolation circuits include P-type transistors or N-type transistors. The first and second isolation circuits may each further include a clamp transistor comprising: (i) a first region connected to the associated bit line segment, (ii) a second region connected to a predetermined voltage, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal.
In one embodiment, the number of memory cells in each of the first, second, third and fourth groups of memory cells may be equal to or greater than two. In another embodiment, the number of memory cells in each of the first, second, third and fourth groups of memory cells is equal to or greater than four.
In another principle aspect, certain of the present inventions are directed to an integrated circuit device (for example, logic device or discrete memory device) comprising a memory cell array, including a plurality of bit lines, a plurality of bit line segments, wherein at least two bit line segments are associated with each bit line and wherein each bit line segment is selectively and responsively coupled to or decoupled from associated bit line, a plurality of word lines, and a plurality of isolation circuits, wherein an isolation circuit is disposed between an associated bit line segment and associated bit line thereof, and wherein the isolation circuit responsively connects the associated bit line segment to or disconnects the associated bit line segment from the associated bit line. In this aspect, a plurality of memory cells are arranged in groups wherein each group of memory cells is connected to an associated bit line segment, and wherein each memory cell stores at least two data states which are representative
of an amount of charge in the body region, each memory cell includes a transistor. Each transistor includes a first region connected to an associated bit line segment, a second region, a body region disposed between the first region and the second region, wherein the body region is electrically floating, and a gate disposed over the body region and coupled to an associated word line. The integrated circuit device of this aspect of the inventions also includes first circuitry, coupled to bit lines, to sense the data state stored in the memory cells.
In one embodiment, each isolation circuit includes a first transistor (a P-type or an N-type transistor) comprising: (i) a first region connected to the associated bit line, (ii) a second region connected to the associated bit line segment, (iii) a body region disposed between the first region and the second region, wherein the body region is electrically floating, and (iv) a gate disposed over the body region and configured to receive a control signal. Each isolation circuit may further include a second transistor (a P-type or an N-type transistor) comprising: (i) a first region connected to the associated bit line segment, (ii) a second region connected to a predetermined voltage, (iii) a body region disposed between the first region and the second region, wherein the body region is electrically floating, and (iv) a gate disposed over the body region and configured to receive a control signal.
In another embodiment, each isolation circuit may include a plurality of transistors including a first transistor and a second transistor which are arranged in a CMOS configuration. The isolation circuits of this embodiment may each also include a third transistor comprising: (i) a first region connected to the associated bit line segment, (ii) a second region connected to a predetermined voltage, (iii) a body region disposed between the first region and the second region, wherein the body region is electrically floating, and (iv) a gate disposed over the body region and configured to receive a control signal.
In one embodiment, the number of memory cells in each group of memory cells may be equal to or greater than two. In another embodiment, the number of memory cells in each of group of memory cells is equal to or greater than four. Indeed, in yet another embodiment, the number of memory cells in each of group of memory cells may be odd or even.
In another principle aspect, certain of the present inventions are directed to an integrated circuit device (for example, logic device or discrete memory device) comprising a memory cell array including a plurality of bit lines, a plurality of bit line
segments, wherein at least two bit line segments are associated with each bit line and wherein each bit line segment is selectively and responsively coupled to or decoupled from its associated bit line, a plurality of word lines and a plurality of isolation circuits, wherein an isolation circuit is disposed between each bit line segment and its associated bit line, and wherein the isolation circuit responsively connects the associated bit line segment to or disconnects the associated bit line segment from the associated bit line. The memory cell array also includes a plurality of memory cells, wherein each is connected to an associated bit line segment, stores at least two data state and consists essentially of a transistor, wherein each transistor includes a first region connected to an associated bit line segment, a second region, a body region disposed between the first region and the second region, wherein the body region is electrically floating and a gate disposed over the body region and coupled to an associated word line. A first group of memory cells is coupled to a first bit line via a first bit line segment. A second group of memory cells is coupled to the first bit line via a second bit line segment. A third group of memory cells is coupled to a second bit line via a third bit line segment. A fourth group of memory cells is coupled to the second bit line via a fourth bit line segment. The integrated circuit device of this aspect of the inventions further first circuitry, coupled to the first and second bit lines, to sense the data state stored in the memory cells of the first, second, third and fourth groups of memory cells.
In one embodiment, the integrated circuit device may include a plurality of isolation circuits, wherein each isolation circuit is associated with a bit line segment and wherein each isolation circuit is disposed between the associated bit line segment and the associated bit line thereof. The isolation circuit responsively connects the associated bit line segment to or disconnects the associated bit line segment from the associated bit line.
In one embodiment, each isolation circuit includes a first transistor (P-type or an N-type transistor) comprising: (i) a first region connected to the associated bit line, (ii) a second region connected to the associated bit line segment, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal. In another embodiment, each isolation circuit further includes a second transistor (P-type or an N-type transistor) comprising: (i) a first region connected to the associated bit line segment, (ii) a second region connected to a predetermined voltage, (iii) a body region disposed between the
first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal.
In another embodiment, each isolation circuit includes a plurality of transistors including a first transistor and a second transistor, wherein the first and second transistors are arranged in a CMOS configuration. The isolation circuit may further include a third transistor comprising: (i) a first region connected to the associated bit line segment, (ii) a second region connected to a predetermined voltage, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal.
In yet another embodiment of this aspect of the inventions, the integrated circuit device further includes a plurality of isolation circuits, wherein each isolation circuit is associated with a bit line segment and wherein each isolation circuit is disposed between the associated bit line segment and the associated bit line thereof. The plurality of isolation circuit includes first isolation circuit is disposed between the first bit line segment and the first bit line, a second isolation circuit is disposed between the second bit line segment and the first bit line. The first and second isolation circuits each include a transistor comprising: (i) a first region connected to the first bit line, (ii) a second region connected to the associated bit line segment, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal, wherein the transistors of the first and second isolation circuits share the first region. In one embodiment, the transistors of the first and second isolation circuits include P-type transistors or N-type transistors. The first and second isolation circuits may each further include a clamp transistor comprising: (i) a first region connected to the associated bit line segment, (ii) a second region connected to a predetermined voltage, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal.
In one embodiment, the number of memory cells in each of the first, second, third and fourth groups of memory cells may be equal to or greater than two. In another embodiment, the number of memory cells in each of the first, second, third and fourth groups of memory cells is equal to or greater than four.
Again, there are many inventions, and aspects of the inventions, described and illustrated herein. This Summary of the Inventions is not exhaustive of the scope of the present inventions. Indeed, this Summary of the Inventions may not be reflective of or
correlate to the inventions protected in this or in continuation/divisional applications hereof.
Moreover, this Summary of the Inventions is not intended to be limiting of the inventions or the claims (whether the currently presented claims or claims of a divisional/continuation application) and should not be interpreted in that manner. While certain embodiments have been described and/or outlined in this Summary of the Inventions, it should be understood that the present inventions are not limited to such embodiments, description and/or outline, nor are the claims limited in such a manner (which should also, not be interpreted as being limited by the Summary of the Inventions).
Indeed, many other aspects, inventions and embodiments, which may be different from and/or similar to, the aspects, inventions and embodiments presented in this Summary, will be apparent from the description, illustrations and claims, which follow. In addition, although various features, attributes and advantages have been described in this Summary of the Inventions and/or are apparent in light thereof, it should be understood that such features, attributes and advantages are not required whether in one, some or all of the embodiments of the present inventions and, indeed, need not be present in any of the embodiments of the present inventions.
BRIEF DESCRIPTION OF THE DRAWINGS
In the course of the detailed description to follow, reference will be made to the attached drawings. These drawings show different aspects of the present inventions and, where appropriate, reference numerals illustrating like structures, components, materials and/or elements in different figures are labeled similarly. It is understood that various combinations of the structures, components, materials and/or elements, other than those specifically shown, are contemplated and are within the scope of the present inventions.
Moreover, there are many inventions described and illustrated herein. The present inventions are neither limited to any single aspect nor embodiment thereof, nor to any combinations and/or permutations of such aspects and/or embodiments. Moreover, each of the aspects of the present inventions, and/or embodiments thereof, may be employed alone or in combination with one or more of the other aspects of the
present inventions and/or embodiments thereof. For the sake of brevity, many of those permutations and combinations will not be discussed separately herein.
FIGURE 1 is a schematic block diagram illustration of a conventional memory cell array having a plurality of memory cells arranged in an array of a plurality of rows and columns, in conjunction with row and column address decoders, word line drivers and data sense circuitry;
FIGURE 2A is a schematic representation of a portion of a prior art memory cell array including a plurality of memory cells wherein each memory cell includes one electrically floating body transistor;
FIGURE 2B is a three dimensional view of an exemplary prior art memory cell comprised of one electrically floating body transistor (PD-SOI NMOS);
FIGURE 2C is a cross-sectional view of the memory cell of FIGURE 2B1 cross- sectioned along line C-C;
FIGURE 2D is a plan view layout (not drawn to scale) of a portion of the memory cell array of FIGURE 2A;
FIGURES 3A and 3B are exemplary schematic illustrations of the charge relationship, for a given data state, of a prior art memory cell comprised of an electrically floating body transistor (N-channel type transistor);
FIGURES 4A and 4B are schematic block diagram illustrations of a portion of an exemplary memory cell array including exemplary segmented bit line architectures in conjunction with isolation circuits, according to certain aspects of the present inventions, wherein each isolation circuit in this exemplary embodiment is an electrically floating body transistor (N-channel type transistors);
FIGURE 4C is a schematic block diagram illustration of a portion of an exemplary memory cell array including an exemplary segmented bit line architecture in conjunction with isolation circuits and peripheral circuitry (i.e., reference generator circuitry and data sense/write circuitry), according to certain aspects of the present inventions, wherein the adjacent bit lines are connected to different data sense/write circuitry;
FIGURE 4D is an exemplary plan view layout (not drawn to scale) of a portion of the memory cell array of FIGURES 4A and 4B illustrating the segmented bit line architecture and isolation circuit, according to certain aspects of the present inventions;
FIGURE 4E is a schematic block diagram illustration of a portion of an exemplary memory cell array including exemplary segmented bit line architectures in
conjunction with isolation circuits, according to certain aspects of the present inventions, wherein each isolation circuit in this exemplary embodiment is an electrically floating body transistor (N-channel type transistors);
FIGURE 4F is an exemplary plan view layout (not drawn to scale) of a portion of the memory cell array of FIGURE 4E illustrating the segmented bit line architecture and isolation circuit, according to certain aspects of the present inventions;
FIGURES 5A-5C are schematic block diagram illustrations of a portion of a exemplary memory cell array including an exemplary segmented bit line architecture in conjunction with isolation circuits, according to certain aspects of the present inventions, wherein each isolation circuit in this exemplary embodiment is a P-channel type electrically floating body transistor (FIGURES 5A and 5B) or an N-channel type electrically floating body transistor (FIGURE 5C);
FIGURE 5D is a plan view an exemplary layout (not drawn to scale) of a portion of the memory cell array of FIGURE 5A illustrating the segmented bit line architecture and isolation circuit, according to certain aspects of the present inventions;
FIGURE 6A is a schematic block diagram illustration of a portion of an exemplary memory cell array including an exemplary segmented bit line architecture in conjunction with isolation circuits, according to certain aspects of the present inventions, wherein each isolation circuit includes two isolation transistors arranged in a CMOS circuit or configuration;
FIGURE 6B is a plan view an exemplary layout (not drawn to scale) of a portion of the memory cell array of FIGURE 6A illustrating the segmented bit iine architecture and isolation circuit, according to certain aspects of the present inventions;
FIGURES 7A-7C are schematic block diagram illustrations of a portion of an exemplary memory cell array including an exemplary segmented bit line architecture in conjunction with isolation circuits and certain peripheral circuitry, according to certain aspects of the present inventions, wherein adjacent bit line segment-isolation circuit blocks are configured in a mirrored arrangement;
FIGURE 7D is a plan view an exemplary layout (not drawn to scale) of a portion of the memory cell array of FIGURE 7A illustrating the segmented bit line architecture and isolation circuit, according to certain aspects of the present inventions;
FIGURES 8A-8D are schematic block diagram illustrations of a portion of an exemplary memory cell array including a plurality of exemplary segmented bit line architectures in conjunction with isolation circuits, according to certain aspects of the
present inventions, wherein each isolation circuit includes an isolation transistor and a clamp transistor;
FIGURE 8E is a plan view an exemplary layout (not drawn to scale) of a portion of the memory cell array of FIGURE 8A illustrating the segmented bit line architecture and isolation circuit, according to certain aspects of the present inventions;
FIGURES 9A and 9B are schematic block diagram illustrations of a portion of an exemplary memory cell array including exemplary segmented bit line architectures in conjunction with isolation circuits, according to certain aspects of the present inventions, wherein each bit line segment includes an odd number of memory cells connected thereto;
FIGURES 10A-10C are schematic block diagram illustrations of an exemplary devices in which the present inventions may be implemented wherein FIGURE 10A and 10C are logic devices (having logic circuitry and resident memory) and FIGURE 10B is a memory device (including primarily one or more memory arrays), according to certain aspects of the present inventions;
FIGURES 11A-11C are schematic representations of exemplary memory cell array(s), including a plurality of memory cells (for example, electrically floating transistors) in conjunction with data sense circuitry, according to various embodiments of the present inventions;
FIGURES 12A and 12B is a schematic block diagram illustration of a portion of an exemplary memory cell array including an exemplary segmented bit line architecture in conjunction with isolation circuits, according to certain aspects of the present inventions, wherein the memory cells may be any memory cell technology;
FIGURES 13A and 13B are exemplary schematic block diagram representations of memory cell selection circuitry, in conjunction with a row decoder, according to various embodiments of the present inventions; and
FIGURE 13C is a schematic block diagram representation of isolation circuitry drivers, according to one exemplary embodiment of the present inventions.
Again, there are many inventions described and illustrated herein. The present inventions are neither limited to any single aspect nor embodiment thereof, nor to any combinations and/or permutations of such aspects and/or embodiments. Each of the aspects of the present inventions, and/or embodiments thereof, may be employed alone or in combination with one or more of the other aspects of the present inventions
and/or embodiments thereof. For the sake of brevity, many of those combinations and permutations are not discussed separately herein.
DETAILED DESCRIPTION
There are many inventions described and ilfustrated herein. In one aspect, the present inventions are directed to an architecture, a configuration and/or a layout of a semiconductor memory cell array having a plurality of memory cells, arranged in a plurality of rows and columns. The memory cell array includes a plurality of bit lines, wherein each bit line is coupled to circuitry to read data from or write data into memory cells associated with the bit line. The memory cell array of the present inventions further includes a plurality of bit line segments coupled to each bit line, wherein each bit line segment is selectively and responsively coupled to its associated bit line via an associated isolation circuit. Notably, the memory cell array may comprise a portion of an integrated circuit device, for example, a logic device (such as, a microcontroller or microprocessor) or a memory device (such as, a discrete memory). In one embodiment of this aspect of the present inventions, each memory cell includes at least one electrically floating body transistor.
In another aspect, the present inventions are directed to techniques to control, read from and/or write data into one or more memory cells of the memory cell array. In this regard, in one embodiment, an integrated circuit device may include circuitry to implement the control, read and/or write operations/techniques with respect to the memory cell array having a plurality of bit line segments responsively coupled to each of the bit lines via an associated isolation circuit. In one embodiment of the present inventions, each memory cell includes at least one electrically floating body transistor.
With reference to FIGURE 4A1 integrated circuit device 100, according to one embodiment of the present inventions, includes memory cell array 102 having a plurality of memory cells 12, each including electrically floating body transistor 14. Each memory cell 12 is connected to an associated word line 28 (via the gate of transistor 14) and an associated bit line 32 (via the drain of transistor 14). In this embodiment, a plurality of memory cells 12 are connected to an associated bit line segment 32x via an associated bit line segment 32xn and an associated isolation circuit 104xn. For example, the drain regions of adjacent transistors 14ai-14a4 of adjacent
memory cells 12ai-12a4, respectively, are connected to an associated bit line segment 32a-t. The bit line segment 32a 1 is connected to isolation circuit 104ai which responsively connects bit line segment 32ai to bit line 32a. Similarly, the drain regions of adjacent transistors 14as-14as of adjacent memory cells 12as-12a8, respectively, are connected to bit line 32a via bit line segment 32a2 and isolation circuit 104a2. Likewise, bit line segment 32a2 is connected to isolation circuit 104a2 which responsively connects bit line segment 32a2 to bit line 32a.
Notably, the source regions of transistors 14 of memory cells 12 may be connected to a common signal line that may be routed parallel to word lines 28. A predetermined voltage (for example, a ground, common potential or decoded signal) may be applied to the common signal line.
In this exemplary embodiment, isolation circuit 104xn includes isolation transistor 106xn having a first region (for example, source region) connected to bit line segment 32xn and a second region (for example, drain region) connected to bit line 32x. As such, in this embodiment, an isolation enable signal is applied to the gate of isolation transistor 106xn, via isolation select line 108xπ, to connect bit line segment 32xn to associated bit line 32x. In response to the isolation enable signal, the transistor 106xn connects bit line segment 32xn to associated bit line 32x. For example, in response to an isolation enable signal applied to isolation select line 108a, the source region of isolation transistor 106 connects bit line segment 32ai to bit line 32a.
Notably, in this exemplary embodiment, four adjacent memory cells 12 are connected to an associated bit line segment 32xn. The present inventions may, however, be implemented with any number of memory cells 12, whether odd or even, connected to an associated bit line segment 32xn. Indeed, any number of memory cells 12, whether odd or even, is intended to fall within the scope of the present inventions.
The integrated circuit device 100 further includes memory cell selection circuitry 110 and reading and programming circuitry 112. Briefly, memory cell selection circuitry 110 selects or enables one or more memory cells 12 to facilitate reading data therefrom and/or writing data thereto by applying a control signal, for example, on one or more word line 28 and isolation select lines 108. The memory cell selection circuitry 110 may generate such control signals using address data, for example, row address data. Indeed, memory cell selection circuitry 110 may include a conventional word line decoder and/or driver. There are many different control/selection techniques (and circuitry therefor) to implement the memory cell selection technique. Such techniques,
and circuitry therefor, are well known to those skilled in the art. All memory cell control/selection techniques, and circuitry therefor, whether now known or later developed, are intended to fall within the scope of the present inventions.
Notably, memory cell selection circuitry 110 may generate the isolation enable signai(s) using the row addresses and appropriate addressing decoding architecture (which may be a subset of the pre-existing decoding architecture). In addition thereto, or in lieu thereof, memory cell selection circuitry 110 may employ the control signals applied on the associated word line 28 in conjunction with appropriate logic (for example, an n-input OR gate wherein the "n" inputs are connected to word lines 28 which are connected to memory cells 12 which are associated with bit line segment 32xn; in this way, if any of the associated word lines 28 are enabled, the OR gate connected to receive those word lines 28 generates an active high for the associated isolation enable signal (See, for example, FIGURE 13C)). Indeed, memory cell selection circuitry 110 may employ any control/selection techniques, and circuitry therefor, whether now known or later developed, to enable and/or control the isolation circuits 104; all such techniques and circuitry are intended to fall within the scope of the present inventions.
Alternatively, during "inactive" memory cycles, the "default" condition may include bit line segments 32xn connected to their respective associated bit lines 32x. Under these circumstances, during an active cycle, the decoded or selected bit line segment(s) may remain connected to the associated bit line and all unaddressed or unselected segments 32 may be isolated from the associated bit lines via associated isolation circuits 104. As such, in this embodiment, the bit line segments are connected to their respective associated until the associated isolation circuits are disabled (or enabled depending on the type of isolation circuit employed) thereby disconnecting unselected bit line segments form their associated bit line.
As mentioned above, reading and programming circuitry 112 reads data from and writes data to selected memory cells 12. With reference to FIGURE 4B, in one embodiment, the reading and programming circuitry 112 includes a plurality of data sense/write circuitry 114 having data sense amplifiers. Each data sense/write circuitry 114 receives at least one bit line 32 and an output of reference generator circuitry 116 (for example, a current or voltage reference signal). In one embodiment, data sense/write circuitry 114a-x includes a data sense amplifier (for example, a cross- coupled sense amplifier as described and illustrated in the Non-Provisional U.S. Patent
Application Serial No. 11/299,590, filed by Waller and Carman, on December 12, 2005, and entitled "Sense Amplifier Circuitry and Architecture to Write Data into and/or Read Data from Memory Cells" (U.S. Patent Application Publication No. US 2006 0126374), the application being incorporated herein by reference in its entirety) to sense the data state stored in memory cell 12 and/or write-back data into memory cell 12. The data sense amplifier may employ voltage and/or current sensing circuitry and/or techniques. In the context of current sensing, a current sense amplifier may compare the current from the selected memory cell to a reference current, for example, the current of one or more reference cells. From that comparison, the circuitry may be determined whether memory cell 12 contained a logic high (relatively more majority carries 34 contained within body region 18) or logic low data state (relatively less majority carries 28 contained within body region 18).
The present inventions may employ any type or form of data sense/write circuitry 114 to read the data stored in memory cells 12. For example, the data sense/write circuitry 114 may implement one or more sense amplifiers, using voltage or current sensing techniques, to sense the data state stored in memory cell 12.
Moreover, the present inventions may employ any architecture or layout and/or technique of sensing data from and/or writing data into memory cells 12. For example, reading and programming circuitry 112 may employ the architectures, circuitry and techniques described and illustrated in U.S. Non-Provisional Patent Application Serial No. 11/787,718, filed by Popoff, on April 17, 2007, and entitled "Semiconductor Memory Array Architecture, and Method of Controlling Same", the application being incorporated herein by reference in its entirety. Briefly, with reference to FIGURE 4C, in one embodiment, reading and programming circuitry 112 includes data sense/write circuitry 114a coupled to bit lines 32a and 32c, and data sense/write circuitry 114b coupled to bit lines 32b and 32d. In a read or write operation, one of the bit lines (i.e., the active bit line) is selectively connected to the data sense and/or write circuitry in order to sense the data state in a memory cell 12 and/or write a data state into a memory cell 12 which is associated with the selected bit line. For example, during a read or write operation, one of the bit lines 32a and 32c is connected to the sense circuitry in data sense/write circuitry 114a. Similarly, one of the bit lines 32b and 32d is connected to the sense circuitry in data sense/write circuitry 114b.
In one embodiment, the active bit line is selected by memory cell selection circuitry 110 using, for example, one or more bits of the row address (for example, the
MSB or LSB). Notably, the other bit line is disconnected from the sensing circuitry of data sense/write circuitry 114. Again, the architectures, circuitry and/or techniques described and illustrated in U.S. Non-Provisional Patent Application Serial No. 11/787,718 are incorporated by reference herein.
Notably, with reference to FIGURES 4A-4C, integrated circuit device 100 may also include reference generator circuitry 116. The reference generator circuitry 116 generates a reference signal (for example, a voltage and/or current reference signal) which is provided to reading and programming circuitry 112 via signal line 118. The reading and programming circuitry 112, and, in particular, data sense/write circuitry; 108 employs the reference signal to determine the data state of the selected memory cell 12 during, for example, a read operation.
With continued reference to FIGURES 4A and 4B, in a read operation, memory cell selection circuitry 110, in response to an address signal designating memory cells 12 connected to, for example, word line 28d, applies a control signal on word line 28d and isolation select line 108a. In response, isolation circuit 104ai couples bit line segment 32ai to bit line 32a. In this way, the data sensing circuitry (for example, a cross-coupled sense amplifier) of reading and programming circuitry 112 may read the data state of memory cell 12a4.
Similarly, isolation circuit 104bi, in response to a isolation select signal applied on isolation select line 108a, couples bit line segment 32bi to bit line 32b. As such, the data state of memory cell 12b4 may be read by the data sensing circuitry of reading and programming circuitry 112. As mentioned above, in one embodiment, during a read operation, the data sensing circuitry in reading and programming circuitry 112 compares a signal from the selected memory cells 12 (in this example, memory cells 12a4 and 12b4) to a reference signal from reference generator circuitry 116 to determine the data state stored in the selected memory cells 12.
Notably, during the exemplary read operation, isolation circuit 104a2 and isolation circuit 104b2 isolate memory cells 12 which are associated with or connected to bit line segments 32a2 and 32b2 (i.e., memory cells 12as-12a8 and 12bs-12b8l respectively). That is, transistors 14 of memory cells 12 which are connected to the other bit line segments 32xπ associated with bit lines 32a and 32b are "isolated" during the read or write operations. Thus, when a drain voltage is passed through isolation transistor 106 associated with the selected memory cell 12 of the associated bit line segments 32xn, the voltage may adversely impact the other cells of that bit line
segment; the other memory cells 12 in memory cell array 102 are isolated. Accordingly, such memory cells are less susceptible to voltage/current disturbance on bit line 32 during the read operation of memory cells 12 connected to other bit line segments 32xn (in this example, bit line segments 32ai and 32bi). Indeed, the present inventions may facilitate implementing significant burst read and write operations where the memory cells isolated from bit lines 32, via isolation circuit 104xn, may be read in a burst read manner (for example, by sequentially addressing those word lines 28 which are associated with a given bit line segment 32).
In a write operation, in response to an address signal designating memory cells 12 connected to, for example, word line 28e, memory cell selection circuitry 110 applies a control signal on word line 28e and isolation select line 108b. In response, isolation circuit 104a2 couples bit line segment 32a2 to bit line 32a. Similarly, isolation circuit 104b2, in response to an isolation select signal applied on isolation select line 108b, couples bit line segment 32b2 to bit line 32b. In this way, the data writing circuitry of reading and programming circuitry 112 may write (or refresh) the data state of memory cells 12a5 and 12bs.
During the exemplary write operation, isolation circuits 106ai and 106D1 isolate memory cells 12 which are connected to bit line segments 32ai and 32bi (i.e., memory cells 12ai-12a4 and 12bi-12b4> respectively). Accordingly, such memory cells are less susceptible to voltage/current disturbance on bit line 32 during the write operation of memory cells 12 connected to other bit line segments 32xn (in this example, bit line segments 32a2 and 32b2). Moreover, as noted above in the context of a read operation, the present inventions may facilitate implementing significant burst write operations where the memory cells isolated from bit lines 32, via isolation circuit 104xn, may be written in a burst write manner (for example, by sequentially addressing those word lines 28 which are associated with a given bit line segment 32).
Notably, the discussion above with respect to FIGURES 4A-4C is applicable to the embodiment illustrated in FIGURE 4E wherein the source lines 32 are, among other things, routed parallel to word lines 28. For the sake of brevity, such discussions will not be repeated.
As discussed above, in one embodiment, the present inventions may include memory cells 12 having electrically floating body transistor 14, as described above. The memory cells 12 may include electrically floating body transistor 14 that are N-channel type transistor (see, FIGURES 4A-4C, 4E and 5A) or P-channel type transistors (see,
FIGURES 5B and 5C). In addition, isolation circuit 104ai may include N-channel type transistor(s) (see, FIGURES 4A-4C and 4E) or P-channel type transistors (see, FIGURES 5A and 5B). Where isolation circuit 104 includes a P-channel type transistor(s), a more efficient positive voltage transfer may be obtained between (i) bit line segment 32xn and its associated bit line 32 (during a read operation) and (ii) bit line 32 and its associated bit line segment 32xn (during a write operation). Moreover, where isolation circuit 104 includes a N-channel type transistors) and the memory cells 12 include P-channel type transistor 14 (see, for example, FIGURE 5C), a more efficient voltage transfer may be obtained between (i) bit line segment 32xn and its associated bit line 32 (during a read operation) and (ii) bit line 32 and its associated bit line segment 32xn (during a write operation). Notably, however, it may be advantageous to employ the same type of transistors for the memory cells and isolation circuit 104ai. In this way, a more compact design may be achieved, for example, where memory array 10 is formed in bulk material/substrate.
In another embodiment, isolation circuit 104 may include a plurality of transistors 106Xnm and 106xnm+i- For example, with reference to FIGURE 6A, isolation circuit 104ai includes isolation transistors 106an and 106ai2 and isolation circuit 104a2 includes isolation transistors 106a2i and 106a22- In this embodiment, isolation transistors 106an and lOδa^ and isolation transistors 106a2i and 106a22 each form a CMOS arrangement/circuit. As such, in operation, in response to an address signal designating memory cells 12ai connected to, for example, word line 28a, memory cell selection circuitry 110 applies a control signal on word line 28a and isolation select line 108ai and 108a2. In response, isolation circuit 104ai couples bit line segment 32ai to bit line 32a. The isolation circuit 104a2 is not enabled and, as such, maintains bit line segment 32a2 disconnected from bit line 32a. In this way, memory cells 12a5 - 12ba are isolated from bit line 32a during the read or write operations and, when a drain voltage is passed through isolation transistor 104an and 104ai2, the voltage does not adversely impact the memory cells associated with the bit line segments associated with bit line 32a. Accordingly, such memory cells are less susceptible to voltage/current disturbance on bit line 32b during the read operation of memory cells 12ai. Indeed, as noted above, the present inventions may facilitate implementing significant burst read and write operations where the memory cells isolated from bit lines 32, via isolation circuit 104xn, may be read in a burst read manner.
Implementing a CMOS isolation circuit may enhance or improve the charge transfer from bit line 32x to an associated segmented bit line 32xn, (and/or vice versa). In addition to providing a more complete charge transfer from bit line 32 to the associated segmented bit line 32xn, employing a CMOS isolation circuit may also enhance the access times of the read and write operations. Notably, although there may be certain inefficiency in the size and layout of memory cell array 102, such inefficiency may be mitigated by increasing the number of memory cells 12 which are associated with a given bit line segment 32xn and/or increasing the number of bit line segments 32xn associated with each bit line 32.
In another embodiment, isolation circuits 104 may be located adjacent each other, in a mirror layout, to improve array efficiency. In this regard, isolation transistors 106xn of isolation circuits 104 may be juxtaposed so that the one or more regions of isolation transistors 106xn are "shared" or are a common region. For example, with reference to FIGURES 7A and 7B, in one exemplary embodiment, isolation transistor 106ai and isolation transistor 106a2 share a drain region which may reduce the area of the isolation circuits 104 and thereby improve the efficiency of memory cell array 102.
With reference to FIGURE 7C, in another example, isolation circuits 104 having a CMOS architecture may also include a mirror layout, to improve array efficiency. In this regard, the PMOS or NMOS type isolation transistors 106xn of adjacent isolation circuits 104 may be juxtaposed so that the one or more regions of isolation transistors 106xn are "shared" or are a common region. In the illustrated embodiment, PMOS-type isolation transistor 106a12 and PMOS-type isolation transistor 106a22 may share a drain region. In this way, the area occupied by isolation circuits 104ai and 104a2 may be reduced which may improve the efficiency of memory cell array 102.
In another embodiment, isolation circuits 104 include two or more transistors including an isolation transistor and a clamp transistor. With reference to FIGURE 8A, in one embodiment, isolation circuit 104x includes isolation transistor 106xnm and clamp transistor 106xnm+i- For example, isolation circuit 104ai includes isolation transistor 106an and clamp transistor 106ai2- In this embodiment, isolation transistor 106xnm (for example, isolation transistor 106an) selectively and responsively connects/isolates associated bit line segment 32xn (for example, bit line segment 32ai) to the associated bit line 32x (for example, bit line 32a). The clamp transistor 106xnm+1 is employed to hold or maintain associated bit line segment 32xn at a predetermined voltage. In this illustrative embodiment, the predetermined voltage may be a fixed voltage, such as, for
example, ground, common or 0 Volts. In this way, the voltage on bit line segment 32xn is not "floating" but may be maintained at a predetermined and/or fixed voltage.
With continued reference to FIGURE 8A1 in operation, in response to an address signal designating memory cells 12ai connected to, for example, word line 28a, memory cell selection circuitry 110 applies a control signal on word line 28a and isolation select line 108ai and clamp transistor line 108a2. In response, isolation transistor 106an is enabled to couple bit line segment 32ai to bit line 32a and clamp transistor 106ai2 is disabled to release bit line segment 32ai from the predetermined and/or fixed voltage. The isolation circuit 104a2 is not enabled and, as such, maintains bit line segment 32a2 disconnected from bit line 32a and maintained at a predetermined and/or fixed voltage. In this regard, isolation transistor 106a2i is disabled which decouples bit line segment 32a2 from bit line 32a and clamp transistor 10Oa22 is enabled which holds bit line segment 32a2 at a predetermined and/or fixed voltage. In this way, memory cells 12a5 - 12ba are isolated from bit line 32a during the read or write operations and the drain regions of transistors 14a5 - 14bβ are maintained at a predetermined and/or fixed voltage. Accordingly, such memory cells are less susceptible to voltage/current disturbance on bit line 32b during the read operation of memory cells 12ai and the drain regions of transistors 14a5 - 14bβ do not electrically "float".
Thus, in operation, when bit line segment 32a2 is isolated from bit line 32a, any leakage currents that may tend to "charge-up" the bit line segment 32a2 are addressed and/or controlled by enabling clamp transistor 10Oa22, which maintains bit line segment 32a2 at a predetermined and/or fixed voltage. Although this may not present a disturb due to the limited power available, it may be advantageous to eliminate any "charging" of bit line segment 32ax via the clamp transistor. Notably, the embodiment of FIGURE 8A also completes the discharge of bit line segment 32ax where a PMOS-type transistor is employed as the isolation transistor 106a.
As noted above, in one embodiment, the present inventions may implement memory cells 12 including N-channel type transistor (see, FIGURES 5A and 6A) or P- channel type transistors (see, FIGURES 5B and 5C). In addition, isolation transistor 106xnm may be N-channel type transistor(s) (see, FIGURES 8B and 8C) or P-channel type transistors (see, FIGURES 8A and 8D). Moreover, clamp transistors 106xnm+i may be N-channel type transistor(s) (see, FIGURES 8A and 8C) or P-channel type
transistors (see, FIGURES 8B and 8D). All permutations and combinations are intended to fall within the scope of the present inventions.
It may be advantageous to incorporate or provide a timing relationship between the enablement of isolation transistor 106xnm and the disablement of the associated clamp transistor 106xnm+1 from the predetermined and/or fixed voltage. In this regard, in one embodiment, isolation transistor 106xnm may be enabled coincident (or substantially coincident) with disabling the associated clamp transistor 106xnm+i- In another embodiment, it may be advantageous to disable the clamp transistor 106xnm+i prior to enabling the associated isolation transistor 106xπm. In yet another embodiment, it may be advantageous to enable isolation transistor 106xnm prior to enabling the associated clamp transistor 106xnm+i. Such timing may be implemented by controlling the operating/response characteristics of the All permutations of timing the
Notably, as mentioned above, the present inventions may include an even number of memory cells 12 associated with a given bit line segment 32ax or an odd number of memory cells 12 associated with a given bit line segment 32ax. (see, for example, FIGURE 9A (wherein three memory cells are associated with each bit line segment) and FIGURE 9B (wherein five memory cells are- associated with each bit line segment)). Where an odd number of memory cells 12 are connected with a given bit line segment 32ax, the efficiency of memory cell array 102 may be improved and/or enhanced since memory cells 12 of adjacent or neighboring bit line segments 32ax and 32ax+i may share a common region (for example, source region) and/or contact area. Moreover, an odd number of memory cells 12 per bit line segment 32ax may also be advantageous for implementing parity or ECC (error correction code) techniques wherein one of the memory cells coupled to the bit line segment 32ax may be employed for parity or ECC.
Indeed, while many of the embodiments illustrated herein provide four memory cells connected to an associated bit line segment, any number of memory cells (including 1, 2, 3, 4, 5, 6, 7 ,8 ,9 10, 11, etc.) may be associated with a given bit line segment. All embodiments and/or features described and illustrated herein may be implemented with an even number of memory cells (for example, 2, 4, 6, 8, 10, 12, etc.) or odd number of memory cells (for example, 1 , 3, 5, 7, 9, 11 , 13, etc.) being associated with a predetermined bit line segment. For the sake of brevity, such permutations and combinations are not discussed in detail herein. However, all permutations and combinations of odd or even number of memory cells associated with a bit line
segment, in conjunction with the embodiments and/or features described and illustrated herein, are intended to fall within the scope of the present inventions.
As mentioned above, the present inventions may be implemented in a logic device having a memory portion and logic portion (see, for example, FIGURES 10A and 10C), or an integrated circuit that is primarily a memory device (see, for example, FIGURE 10B). The logic device may be, for example, a processor, controller, field programmable gate array, state machine, and/or a device including same. Indeed, the present inventions may be implemented in any device employing a memory cell array.
Indeed, the present inventions may be implemented in any configuration and/or arrangement of memory cell array 102 and reading and programming circuitry 112. In this regard, integrated circuit device 100 (for example, memory or logic device) may include a plurality of memory cell arrays 12a-12x, each having corresponding reading and programming circuitry 112a-112x. Moreover, as illustrated in FIGURE 11 A, adjacent arrays 10a and 10b may share reading and programming circuitry 112b. Alternatively, with reference to FIGURE 11 B, integrated circuit device 100 may include memory array 102 which is connected to reading and programming circuitry 112a and 112b. In this embodiment, memory array 102 may be embedded memory within an integrated circuit device 100 which includes complex and/or extensive logic circuitry (not illustrated). Moreover, integrated circuit 100 may include a plurality of arrays 10a and 10b, connected to reading and programming circuitry 112a-112d, respectively. The reading and programming circuitry 112a-112d may be located or disposed at the edges and in the center of the associated arrays 102a and 102b, respectively. (See, for example, FIGURE 11C).
Notably, the present inventions may be implemented in conjunction with any memory cell technology, whether now known or later developed. For example, the memory cells may include one or more electrically floating body transistors, one transistor-one capacitor architecture, electrically floating gate transistors, junction field effect transistors (often referred to as JFETs), or any other, memory/transistor technology whether now known or later developed. All such memory technologies are intended to fall within the scope of the present inventions.
Further, the present inventions may be implemented in conjunction with any type of memory (including discrete or integrated with logic devices), whether now known or later developed. For example, the memory may be a DRAM, SRAM and/or Flash. All such memories are intended to fall within the scope of the present inventions.
In one embodiment, the memory cells of the memory cell array may include at least one electrically floating body transistor which stores an electrical charge in the electrically floating body region of the transistor. One type of such memory cell is based on, among other things, a floating body effect of semiconductor on insulator (SOI) transistors. (See, for example, (1) U.S. Patent 6,969,662, (2) Okhonin et al., U.S. Patent Application Publication No. 2006/0131650 ("Bipolar Reading Technique for a Memory Cell Having an Electrically Floating Body Transistor"), (3) Okhonin et al., U.S. Patent Application Publication No. 2007/0058427 ("Memory Cell and Memory Cell Array Having an Electrically Floating Body Transistor, and Methods of Operating Same"), (4) U.S. Non-Provisional Patent Application Serial No. 11/633,311 , Okhonin, filed December 4, 2006 and entitled "Electrically Floating Body Memory Cell and Array, and Method of Operating or Controlling Same", (5) U.S. Non-Provisional Patent Application Serial No. 11/703,429, Okhonin et al., filed on February 7, 2007 and entitled "Multi-Bit Memory Cell Having Electrically Floating Body Transistor, and Method of Programming and Reading Same", and (6) U.S. Non-Provisional Patent Application Serial No. 11/796,935, Okhonin et al., filed on April 30, 2007 and entitled "Semiconductor Memory Cell and Array Using Punch-Though to Program and Read Same"). In this regard, the memory cell may consist of one or more PD and/or FD SOI transistor (or one or more transistors formed on or in bulk material/substrate) having a gate, which is disposed adjacent to the electrically floating body and separated therefrom by a gate dielectric. The body region of the transistor is electrically floating in view of the insulation or non- conductive region (for example, in bulk-type material/substrate) disposed beneath the body region. The state of memory cell is determined by the concentration of charge within the body region of the SOI transistor.
As mentioned above, the memory cells of the memory cell array may be comprised of N-channel, P-channel and/or both types of transistors. Indeed, circuitry that is peripheral to the memory array (for example, sense amplifiers or comparators, row and column address decoders, as well as line drivers (not illustrated in detail herein)) may include P-channel and/or N-channel type transistors (including, for example, transistors formed in bulk, PD SOI, FD SOI and/or combinations thereof). Where N-channel type transistors or P-channel type transistors are employed as the memory cells in the memory array(s), suitable write and read voltages are well known to those skilled in the art (and in view of the U.S. Patents and U.S. Patent Applications incorporated herein by reference).
Moreover, the present inventions may be implemented in conjunction with any memory cell array architecture and/or control technique. For example, the present inventions may be employed or implemented in conjunction with one or more of the memory cell arrays and/or techniques for programming, reading, controlling and/or operating a memory cell and memory cell array including, for example, (1) Okhonin et al., U.S. Patent Application Publication No. 2006/0131650 ("Bipolar Reading Technique for a Memory Cell Having an Electrically Floating Body Transistor"), (2) Okhonin et al., U.S. Patent Application Publication No. 2007/0058427 ("Memory Cell and Memory Cell Array Having an Electrically Floating Body Transistor, and Methods of Operating Same"), (3) U.S. Non-Provisional Patent Application Serial No. 11/633,311 , Okhonin, filed December 4, 2006 and entitled "Electrically Floating Body Memory Cell and Array, and Method of Operating or Controlling Same", and (4) U.S. Non-Provisional Patent Application Serial No. 11/703,429, Okhonin et al., filed on February 7, 2007 and entitled "Multi-Bit Memory Cell Having Electrically Floating Body Transistor, and Method of Programming and Reading Same". The entire contents of these U.S. patent applications, including, for example, the inventions, features, attributes, architectures, configurations, materials, techniques and advantages described and illustrated therein, are hereby incorporated by reference herein. For the sake of brevity, those discussions will not. be repeated; rather those discussions (text and illustrations), including the discussions relating to the memory cell, architecture, layout, structure, are incorporated by reference herein in its entirety.
In addition, the memory cells and/or memory cell arrays may be configured and/or controlled using any of the memory cell arrays, architectures and/or control/operation techniques described and illustrated in the following U.S. patent applications:
(1) Application Serial No. 10/450,238, which was filed by Fazan et al. on June 10, 2003 and entitled "Semiconductor Device" (now U.S. Patent 6,969,662);
(2) Application Serial No. 10/487,157, which was filed by Fazan et al. on February 18, 2004 and entitled "Semiconductor Device" (now U.S. Patent 7,061,050);
(3) Application Serial No. 10/829,877, which was filed by Ferrant et al. on. April 22, 2004 and entitled "Semiconductor Memory Cell, Array, Architecture and Device, and Method of Operating Same" (now U.S. Patent 7,085,153);
(4) Application Serial No. 10/840,009, which was filed by Ferrant et al. on May 6, 2004 and entitled "Semiconductor Memory Device and Method of Operating Same" (U.S. Patent Application Publication US 2004/0228168);
(5) Application Serial No. 10/941 ,692, which was filed by Fazan et al. on September 15, 2004 and entitled "Low Power Programming Technique for a One Transistor SOI Memory Device & Asymmetrical Electrically Floating Body Memory Device, and Method of Manufacturing Same" (now U.S. Patent 7,184,298); and
(6) Application Serial No. 11/724,552, which was filed by Ferrant et al. on March 15, 2007 and entitled "Memory Array Having a Programmable Word Length, and Method of Operating Same".
The entire contents of these six (6) U.S. patent applications, including, for example, the inventions, features, attributes, architectures, configurations, materials, techniques and advantages described and illustrated therein, are hereby incorporated by reference herein. For the sake of brevity, those discussions will not be repeated; rather those discussions (text and illustrations), including the discussions relating to the memory cell, architecture, layout, structure, are incorporated by reference.
Notably, the present inventions may be fabricated using well known techniques and/or materials. Indeed, any fabrication technique and/or material, whether now known or later developed, may be employed to fabricate the memory cells, transistors and/or memory array(s). For example, the present inventions may employ silicon (whether bulk-type or SOI), germanium, silicon/germanium, gallium arsenide or any other semiconductor material in which transistors may be formed. Indeed, the electrically floating body transistors, memory cells, and/or memory array(s) may employ the techniques described and illustrated in U.S. Patent Application entitled "Integrated Circuit Device, and Method of Fabricating Same", which was filed on July 2, 2004, by Fazan, Serial No. 10/884,481 (U.S. Patent Application Publication US 2005/0017240) and/or U.S. Patent Application entitled "One Transistor Memory Cell having a Strained Electrically Floating Body Region, and Method of Operating Same", which was filed on October 12, 2006, and assigned Serial No. 11/580,169 (U.S. Patent Application Publication US 2007/0085140), by Bassin (hereinafter collectively "Integrated Circuit Device Patent Applications"). The entire contents of the Integrated Circuit Device Patent Applications, including, for example, the inventions, features, attributes, architectures, configurations, materials, techniques and advantages described and illustrated therein, are hereby incorporated by reference herein.
Further, in one embodiment, an integrated circuit device includes memory section (having a plurality of memory cells, for example, PD or FD SOI memory transistors) and logic section (having, for example, high performance transistors, such as FinFET, multiple gate transistors, and/or non-high performance transistors (for example, single gate transistors that do not possess the performance characteristics of high performance transistors - not illustrated)). Moreover, as noted above, the memory cell and/or memory cell array, as well as the circuitry of the present inventions may be implemented in an integrated circuit device having a memory portion and a logic portion (see, for example, FIGURES 10A and 10C), or an integrated circuit device that is primarily a memory device (see, for example, FIGURE 10B). The memory array may include a plurality of memory cells arranged in a plurality of rows and columns wherein each memory cell includes a transistor (whether fabricated in a bulk-type material or SOI material), for example, an electrically floating body transistor. The memory arrays may be comprised of N-channel, P-channel and/or both types of transistors. Indeed, circuitry that is peripheral to the memory array (for example, data sense circuitry (for example, sense amplifiers or comparators), memory cell selection and control circuitry (for example, word line and/or source line drivers), as well as row and column address decoders) may include P-channel and/or N-channel type transistors.
There are many inventions described and illustrated herein. While certain embodiments, features, attributes and advantages of the inventions have been described and illustrated, it should be understood that many others, as well as different and/or similar embodiments, features, attributes and advantages of the present inventions, are apparent from the description and illustrations. As such, the embodiments, features, attributes and advantages of the inventions described and illustrated herein are not exhaustive and it should be understood that such other, similar, as well as different, embodiments, features, attributes and advantages of the present inventions are within the scope of the present inventions.
For example, with reference to FIGURES 12A and 12B, the present inventions may be implemented in conjunction with memory cells 120 which implement any memory cell technology that generates at least two current or voltage values (each current or voltage being representative of, for example, a respective data state) and employs a reference to discriminate such data states. The reference may be a current, voltage and/or time or temporal value (i.e., wherein a data state is determined based on detecting a signal within a given or predetermined period of time (for example, a logic
high when a signal is detected with the given or predetermined period of time and a logic low when the signal is not detected with the given or predetermined period of time)). '■>
For example, memory cells 120 may be comprised of electrically floating gate transistors, junction field effect transistors (often referred to as JFETs), or any other memory/transistor technology whether now known or later developed. All such memory technologies are considered to fall within the scope of the present inventions. Indeed, such memory cells may be employed in any of the embodiments described and/or illustrated herein. Indeed, all permutations and combinations of such memory cells with such embodiments and/or features thereof, are intended to fall within the scope of the present inventions. For the sake of brevity, such permutations and combinations are not discussed in detail herein.
Notably, where electrically floating body transistor 14 are employed, electrically floating body transistor 14 may be a symmetrical or non-symmetrical device. Where transistor 14 is symmetrical, the source and drain regions are essentially interchangeable. However, where transistor 14 is a non-symmetrical device, the source or drain regions of transistor 14 have different electrical, physical, doping concentration and/or doping profile characteristics. As such, the source or drain regions of a nonsymmetrical device are typically not interchangeable. This notwithstanding, the drain region of the electrically floating N-channel type transistor of the memory cell (whether the source and drain regions are interchangeable or not) is that region of the transistor that is connected to the bit line/sense amplifier.
As mentioned above, the inventions (and embodiments thereof) described and illustrated herein are entirely applicable to N-channel and/or P-channel type transistors. Moreover, while the discussion described and illustrated only source and drain implants, other implants may also be included. For example, implants to modify the operation of memory cells 12, which affect, for example, the power consumption of memory cells 12 as described and illustrated in (1) Fazan et al., U.S. Patent 6,969,662, entitled "Semiconductor Device", (2) Fazan et al., U.S. Patent 7,061 ,050 entitled "Semiconductor Device"; and (3) Provisional Application Serial No. 60/578,631, which was filed on June 10, 2004, and entitled "Asymmetrical Electrically Floating Body Memory Device, and Method of Manufacturing Same".
Further, as mentioned above, the memory arrays may be comprised of N- ' channel type transistors, P-channel type transistors and/or both types of transistors, as
well as partially depleted and/or fully depleted type transistors. For example, circuitry that is peripheral to the memory array (for example, sense amplifiers or comparators, row and column address decoders, as well as line drivers (not illustrated herein)) may include fully depleted type transistors (whether P-channel and/or N-channel type). Alternatively, such circuitry may include partially depleted type transistors (whether P- channel and/or N-channel type). There are many techniques to integrate both partially depleted and/or fully depleted type transistors on the same substrate (see, for example, U.S. Patent 7,061,050). All such techniques, whether now known or later developed, are intended to fall within the scope of the present inventions.
Notably, memory cell selection circuitry 110 may employ any circuitry and/or technique now known or later developed to select one or more memory cells for reading and/or programming. (See, for example, FIGURES 13A, 13B and 13C). Indeed, all such techniques and circuitry therefor, whether now known or later developed, are intended to fall within the scope of the present inventions.
In addition, reading and programming circuitry 112 may include output pass gates, latches and/or column switch circuitry to facilitate and/or implement read and write operations to memory cells 12. There are many different configurations and techniques (and circuitry therefor) to implement such circuitry. All such configurations and techniques, whether now known or later developed, are intended to fall within the scope of the present inventions.
Further, reference generator circuitry 116 is described in the context of generating, providing and/or supplying a reference current or voltage. The reference current or voltage may be substantially equal to one-half of the summation of the currents in a first reference cell, which has a logic low data state, and a second reference cell, which has a logic high data state. Other circuitry and techniques may be employed to generate the reference currents used by data sense amplifier circuitry to sense, sample and/or determine the data state of a selected memory cell 12. Indeed, all such reference current generation techniques and circuitry therefor, whether now known or later developed, are intended to be within the scope of the present inventions.
For example, the circuitry and techniques described and illustrated in U.S. Patent 6,912,910 ("Reference Current Generator, and Method of Programming, Adjusting and/or Operating Same", filed May 7, 2004), may be employed to generate an appropriate reference current for data sense amplifier circuitry. The entire contents of U.S. Patent 6,912,910, including, for example, the inventions, features, attributes,
architectures, configurations, materials, techniques and advantages described and illustrated therein, are hereby incorporated by reference herein.
In addition, the present inventions may employ the circuitry and techniques for generating a reference current for data sense amplifier circuitry 102 as described and illustrated in U.S. Patent Application Serial No. 11/515,667, which was filed by Bauser on September 5, 2007, and entitled "Method and Circuitry to Generate a Reference Current for Reading a Memory Cell, and Device Implementing Same" (U.S. Patent Application Publication US 2007/0064489). The entire contents of U.S. Patent Application Serial No. 11/515,667, including, for example, the inventions, features, attributes, architectures, configurations, materials, techniques and advantages described and illustrated therein, are hereby incorporated by reference herein.
Further, the present inventions may employ the circuitry and techniques for independently controlling certain parameters (for example, temporal or voltage), for a memory operation (for example, restore, write, refresh), to program or write a predetermined data state into a memory cell (for example, programming or writing data state "1" or "0" into a memory cell) as described and illustrated in U.S. Patent Application Serial No. 11/590,147, which was filed by Popoff et al. on October 31, 2006, and entitled "Method and Apparatus for Varying the Programming Duration and/or Voltage of an Electrically Floating Body Transistor, and Memory Cell Array Implementing Same". For example, the duration of programming/writing/refreshing of a given memory state into a memory cell by data write and sense circuitry may be controlled, adjusted, determined and/or predetermined according to or based on the given memory operation (for example, restore, write, refresh). Likewise, the voltage conditions applied to the memory cell for programming/writing a given memory state into a memory cell by data write and sense circuitry may be controlled and/or adjusted according to the memory operation (for example, restore, write, refresh). The entire contents of U.S. Patent Application Serial No. 11/590,147, including, for example, the inventions, features, attributes, architectures, configurations, materials, techniques and advantages described and illustrated therein, are hereby incorporated by reference herein.
In addition, the present inventions may be employed in conjunction with the circuitry and techniques for generating a voltage, for example, for use during a memory operation (for example, restore, write, refresh) to program or write a data state into a memory cell (for example, programming or writing data state "1" or 11O" into a memory
cell) as described and illustrated in U.S. Provisional Patent Application Serial No. 60/932,223, which was filed by Fisch and Bauser on May 30, 2007, and entitled "Integrated Circuit Having Voltage Generation Circuitry for Memory Cell Array, and Method of Operating and/or Controlling Same". For example, may employ the structure and capacitance of the memory cell array to generate and/or provide one or more voltages used during one or more memory operations. The structure and capacitance of the memory cell array may be modified, changed and/or configured via controlling the number of bit line segments that are connected to the associated bit lines. By connecting one or more bit line segments to a bit line, the capacitance of a predetermined and selected portion the memory cell array can be changed or adjusted. As noted therein, the voltage generation circuitry of the present inventions may be implemented in a local manner (i.e., using two or more bit lines of an array or sub-array) and/or in a more global manner (i.e., using all or substantially all of an array or sub- array) without consuming a significant area of the integrated circuit. Implementing the present inventions in conjunction with the circuitry and techniques of U.S. Patent Application Serial No. 60/932,223 provides an additional level of controlling the amplitude of the generated voltage. The entire contents of U.S. Patent Application Serial No. 60/932,223, including, for example, the inventions, features, attributes, architectures, configurations, materials, techniques and advantages described and illustrated therein, are hereby incorporated by reference herein.
The embodiments of the inventions described and illustrated above are merely exemplary. They are not intended to be exhaustive or to limit the inventions to the precise forms, techniques, materials and/or configurations disclosed. Many modifications and variations are possible in light of this disclosure. For example, while many of the embodiments illustrate four memory cells connected to an associated bit line segment, any number of memory cells (including 1 , 2, 3, 4, 5, 6, 7 ,8 ,9 10, 11 , etc.) may be associated with a given bit line segment. Thus, it is to be understood that other embodiments may be utilized and operational changes may be made without departing from the scope of the present inventions. The scope of the inventions is not limited solely to the description above because the description of the above embodiments has been presented for the purposes of illustration and description.
Moreover, there are many inventions described and illustrated herein. The present inventions are neither limited to any single aspect nor embodiment thereof, nor to any combinations and/or permutations of such aspects and/or embodiments.
Moreover, each of the aspects of the present inventions, and/or embodiments thereof, may be employed alone or in combination with one or more of the other aspects of the present inventions and/or embodiments thereof. For example, the present inventions may employ an isolation circuit (including, for example, a CMOS type (see FIGURE 7C) which may or may not include a clamp transistor (see FIGURE 8A)) in conjunction with any layout (for example, a mirror type layout (see FIGURE 7B)). For the sake of brevity, many of those permutations and combinations are not discussed separately herein.
Further, the above embodiments of the present inventions are merely exemplary embodiments. They are not intended to be exhaustive or to limit the inventions to the precise forms, techniques, materials and/or configurations disclosed. Many modifications and variations are possible in light of the above teaching. It is to be understood that other embodiments may be utilized and operational changes may be made without departing from the scope of the present inventions. As such, the foregoing description of the exemplary embodiments of the inventions has been presented for the purposes of illustration and description. Many modifications and variations are possible in light of the above teaching. It is intended that the scope of the inventions not be limited solely to the description above.
For example, although much of the discussion above describes a "default" condition whereby the bit line segments 32xn are disconnected from the associated bit line 32x, the "default" condition may include bit line segments 32xn that are connected to their respective associated bit lines 32x — for example, during "inactive" memory cycles. As such, during an active cycle, the selected/decoded bit line segment(s) may remain connected to the associated bit line and all unselected or unaddressed segments 32xn may be isolated from the associated bit lines 32x via (disabling or enabling) the associated isolation circuits 104. As such, in this embodiment, the bit line segments are connected to their respective associated until the associated isolation circuits are disabled (or enabled depending on the type of isolation circuit employed) thereby disconnecting unselected or unaddressed bit line segments form their associated bit line. Notably, this embodiment may be implemented in any and all of the embodiments discussed above. For the sake of brevity, such discussions will not be repeated.
It should be noted that the term "circuit" may mean, among other things, a single component (for example, electrical/electronic and/or microelectromechanical) or a
multiplicity of components (whether in integrated circuit form or otherwise), which are active and/or passive, and which are coupled together to provide or perform a desired function. The term "circuitry" may mean, among other things, a circuit (whether integrated or otherwise), a group of such circuits, one or more processors, one or more state machines, one or more processors implementing software, or a combination of one or more circuits (whether integrated or otherwise), one or more state machines, one or more processors, and/or one or more processors implementing software. The term "data" may mean, among other things, a current or voltage signal(s) whether in an analog or a digital form.
In sum, an isolation circuit disposed between the bit line and a subset of the floating body memory cells may alleviate, minimize, manage and/or control disturbance on the bit line of other memory cells. The use of an isolation circuit in this manner provides a plurality of bit line segments, associated with a given bit line, which are selectively and responsively coupled to the associated bit line via the isolation circuit. This architecture may provide the advantage of allowing longer bit lines which improves array utilization. Indeed, the segmented bit line architecture of the present inventions may enhance the burst read and write operations where the memory cells of an associated bit line segment may be read or written in a burst read or burst write manner via, among other things, enabling the associated isolation circuit.
Claims
1. An integrated circuit device comprising: a memory cell array including: a plurality of bit lines; a plurality of bit line segments, wherein at least two bit line segments are associated with each bit line and wherein each bit (ine segment is selectively and responsively coupled to or decoupled from its associated bit line; a plurality of word lines; and a plurality of memory cells, wherein each memory cell stores at least two data states and includes a transistor, wherein the transistor includes: a first region connected to an associated bit line segment; a second region; a body region disposed between the first region and the second region; and a gate disposed over the body region and coupled to an associated word line; wherein: a first group of memory cells is coupled to a first bit line via a first bit line segment; a second group of memory cells is coupled to the first bit line via a second bit line segment; a third group of memory cells is coupled to a second bit line via a third bit line segment; and a fourth group of memory cells is coupled to the second bit line via a fourth bit line segment; and first circuitry, coupled to the first and second bit lines, to sense the data state stored in the memory cells of the first, second, third and fourth groups of memory cells.
2. The integrated circuit device of claim 1 further including a plurality of isolation circuits, wherein each isolation circuit is associated with a bit line segment and wherein each isolation circuit is disposed between the associated bit line segment and the associated bit line thereof, wherein the isolation circuit responsively connects to or disconnects the associated bit line segment from the associated bit line.
3. The integrated circuit device of claim 2 wherein each isolation circuit includes a first transistor comprising: (i) a first region connected to the associated bit line, (ii) a second region connected to the associated bit line segment, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal.
4. The integrated circuit device of claim 3 wherein each isolation circuit further includes a second transistor comprising: (i) a first region connected to the associated bit line segment, (ii) a second region connected to a predetermined voltage, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal.
5. The integrated circuit device of claim 3 wherein (i) the first transistor is a P- type or an N-type transistor and (ii) the second transistor is a P-type or an N-type transistor.
6. The integrated circuit device of claim 2 wherein each isolation circuit includes a plurality of transistors including a first transistor and a second transistor, wherein the first and second transistors are arranged in a CMOS configuration.
7. The integrated circuit device of claim 6 wherein each isolation circuit further includes a third transistor comprising: (i) a first region connected to the associated bit line segment, (ii) a second region connected to a predetermined voltage, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal.
8. The integrated circuit device of claim 1 further including a plurality of isolation circuits, wherein each isolation circuit is associated with a bit line segment and wherein each isolation circuit is disposed between the associated bit line segment and the associated bit line thereof, wherein: a first isolation circuit is disposed between the first bit line segment and the first bit line; a second isolation circuit is disposed between the second bit line segment and the first bit line; and the first and second isolation circuits each include a transistor comprising: (i) a first region connected to the first bit line, (ii) a second region connected to the associated bit line segment, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal, wherein the transistors of the first and second isolation circuits share the first region.
9. The integrated circuit device of claim 8 wherein the transistors of the first and second isolation circuits include P-type transistors or N-type transistors.
10. The integrated circuit device of claim 8 wherein the first and second isolation circuits each further include a clamp transistor comprising: (i) a first region connected to the associated bit line segment, (ii) a second region connected to a predetermined voltage, (iii) a body region disposed between the first region and the second region, and (iv) a gate disposed over the body region and configured to receive a control signal.
11. The integrated circuit device of claim 1 wherein the number of memory cells in each of the first, second, third and fourth groups of memory cells is equal to or greater than two.
12. The integrated circuit device of claim 1 wherein the number of memory cells in each of the first, second, third and fourth groups of memory cells is equal to or greater than four.
13. An integrated circuit device comprising: a memory cell array, including: a plurality of bit lines; a plurality of bit line segments, wherein at least two bit line segments are associated with each bit line and wherein each bit line segment is selectively and responsively coupled to or decoupled from its associated bit line; a plurality of word lines; a plurality of isolation circuits, wherein an isolation circuit is disposed between an associated bit line segment and associated bit line thereof, and wherein the isolation circuit responsively connects the associated bit line segment to or disconnects the associated bit line segment from the associated bit line segment from the associated bit line; a plurality of memory cells which are arranged in groups wherein each group of memory cells is connected to an associated bit line segment, and wherein each memory cell stores at least two data states which are representative of an amount of charge in the body region, each memory cell includes a transistor, wherein the transistor includes: a first region connected to an associated bit line segment; a second region; a body region disposed between the first region and the second region, wherein the body region is electrically floating; and a gate disposed over the body region and coupled to an associated word line; and first circuitry, coupled to bit lines, to sense the data state stored in the memory cells.
14. The integrated circuit device of claim 13 wherein each isolation circuit includes a first transistor comprising: (i) a first region connected to the associated bit line, (ii) a second region connected to the associated bit line segment, (iii) a body region disposed between the first region and the second region, wherein the body region is electrically floating, and (iv) a gate disposed over the body region and configured to receive a control signal.
15. The integrated circuit device of claim 14 wherein the first transistor is a P- type or an N-type transistor.
16. The integrated circuit device of claim 14 wherein each isolation circuit further includes a second transistor comprising: (i) a first region connected to the associated bit line segment, (ii) a second region connected to a predetermined voltage, (Ui) a body region disposed between the first region and the second region, wherein the body region is electrically floating, and (iv) a gate disposed over the body region and configured to receive a control signal.
17. The integrated circuit device of claim 16 wherein the second transistor is a P-type or an N-type transistor.
18. The integrated circuit device of claim 13 wherein each isolation circuit includes a plurality of transistors including a first transistor and a second transistor, wherein the first and second transistors are arranged in a CMOS configuration.
19. The integrated circuit device of claim 18 wherein each isolation circuit further includes a third transistor comprising: (i) a first region connected to the associated bit line segment, (ii) a second region connected to a predetermined voltage, (iii) a body region disposed between the first region and the second region, wherein the body region is electrically floating, and (iv) a gate disposed over the body region and configured to receive a control signal.
20. The integrated circuit device of claim 13 wherein the number of memory cells in each group of memory cells is equal to or greater than four.
21. The integrated circuit device of claim 13 wherein the number of memory cells in each group of memory cells is an odd number.
22. The integrated circuit device of claim 13 wherein the number of memory cells in each group of memory cells is an even number.
23. An integrated circuit device comprising: a memory cell array including: a plurality of bit lines; a plurality of bit line segments, wherein at least two bit line segments are associated with each bit line and wherein each bit line segment is selectively and responsively coupled to or decoupled from its associated bit line; a plurality of word lines; a plurality of isolation circuits, wherein an isolation circuit is disposed between each bit line segment and its associated bit line, and wherein the isolation circuit responsively connects the associated bit line segment to or disconnects the associated bit line segment from the associated bit line; a plurality of memory cells, wherein each is connected to an associated bit line segment, stores at least two data state and consists essentially of a transistor, wherein each transistor includes: a first region connected to an associated bit line segment; a second region; a body region disposed between the first region and the second region, wherein the body region is electrically floating; and a gate disposed over the body region and coupled to an associated word line; wherein: a first group of memory cells is coupled to a first bit line via a first bit line segment; a second group of memory cells is coupled to the first bit line via a second bit line segment; a third group of memory cells is coupled to a second bit line via a third bit line segment; and a fourth group of memory cells is coupled to the second bit line via a fourth bit line segment; and first circuitry, coupled to the first and second bit lines, to sense the data state stored in the memory cells of the first, second, third and fourth groups of memory cells.
24. The integrated circuit device of claim 23 wherein each isolation circuit includes a first transistor comprising: (i) a first region coupled to the associated bit line, (ii) a second region coupled to the associated bit line segment, (iii) a body region disposed between the first region and the second region, wherein the body region is electrically floating, and (iv) a gate disposed over the body region and configured to receive a control signal.
25. The integrated circuit device of claim 24 wherein each isolation circuit further includes a second transistor comprising: (i) a first region coupled to the associated bit line segment, (ii) a second region coupled to a predetermined voltage, (iii) a body region disposed between the first region and the second region, wherein the body region is electrically floating, and (iv) a gate disposed over the body region and configured to receive a control signal.
26. The integrated circuit device of claim 24 wherein the first transistor is a P- type or an N-type transistor.
27. The integrated circuit device of claim 23 wherein each isolation circuit includes a plurality of transistors including a first transistor and a second transistor, wherein the first and second transistors are arranged in a CMOS configuration.
28. The integrated circuit device of claim 27 wherein each isolation circuit further includes a third transistor comprising: (i) a first region coupled to the associated bit line segment, (ii) a second region coupled to a predetermined voltage, (iii) a body region disposed between the first region and the second region, wherein the body region is electrically floating, and (iv) a gate disposed over the body region and configured to receive a control signal.
29. The integrated circuit device of claim 23 wherein: a first isolation circuit is disposed between the first bit line segment and the first bit line; a second isolation circuit is disposed between the second bit line segment and the first bit line; and the first and second isolation circuits each include a transistor comprising: (i) a first region connected to the first bit line, (ii) a second region connected to the associated bit line segment, (iii) a body region disposed between the first region and the second region, wherein the body region is electrically floating, and (iv) a gate disposed over the body region and configured to receive a control signal, wherein the transistors of the first and second isolation circuits share the first region.
30. The integrated circuit device of claim 29 wherein the first and second isolation circuits each further include a clamp transistor comprising: (i) a first region connected to the associated bit line segment, (ii) a second region connected to a predetermined voltage, (iii) a body region disposed between the first region and the second region, wherein the body region is electrically floating, and (iv) a gate disposed over the body region and configured to receive a control signal.
31. The integrated circuit device of claim 23 wherein the number of memory cells in each of the first, second, third and fourth groups of memory cells is equal to or greater than four.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP07810300A EP2041752A4 (en) | 2006-07-11 | 2007-07-10 | Integrated circuit including memory array having a segmented bit line architecture and method of controlling and/or operating same |
CN2007800197319A CN101454839B (en) | 2006-07-11 | 2007-07-10 | Integrated circuit device |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US83008406P | 2006-07-11 | 2006-07-11 | |
US60/830,084 | 2006-07-11 | ||
US11/821,848 US7542340B2 (en) | 2006-07-11 | 2007-06-26 | Integrated circuit including memory array having a segmented bit line architecture and method of controlling and/or operating same |
US11/821,848 | 2007-06-26 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2008008329A2 true WO2008008329A2 (en) | 2008-01-17 |
WO2008008329A3 WO2008008329A3 (en) | 2008-10-02 |
Family
ID=38923828
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2007/015717 WO2008008329A2 (en) | 2006-07-11 | 2007-07-10 | Memory array having a segmented bit line architecture |
Country Status (4)
Country | Link |
---|---|
US (3) | US7542340B2 (en) |
EP (1) | EP2041752A4 (en) |
CN (1) | CN101454839B (en) |
WO (1) | WO2008008329A2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220085020A1 (en) * | 2019-01-15 | 2022-03-17 | Semiconductor Energy Laboratory Co., Ltd. | Memory device |
Families Citing this family (73)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7606066B2 (en) | 2005-09-07 | 2009-10-20 | Innovative Silicon Isi Sa | Memory cell and memory cell array having an electrically floating body transistor, and methods of operating same |
US7492632B2 (en) | 2006-04-07 | 2009-02-17 | Innovative Silicon Isi Sa | Memory array having a programmable word length, and method of operating same |
WO2007128738A1 (en) | 2006-05-02 | 2007-11-15 | Innovative Silicon Sa | Semiconductor memory cell and array using punch-through to program and read same |
US8069377B2 (en) | 2006-06-26 | 2011-11-29 | Micron Technology, Inc. | Integrated circuit having memory array including ECC and column redundancy and method of operating the same |
US7542340B2 (en) * | 2006-07-11 | 2009-06-02 | Innovative Silicon Isi Sa | Integrated circuit including memory array having a segmented bit line architecture and method of controlling and/or operating same |
US8264041B2 (en) | 2007-01-26 | 2012-09-11 | Micron Technology, Inc. | Semiconductor device with electrically floating body |
WO2009031052A2 (en) | 2007-03-29 | 2009-03-12 | Innovative Silicon S.A. | Zero-capacitor (floating body) random access memory circuits with polycide word lines and manufacturing methods therefor |
US7688660B2 (en) * | 2007-04-12 | 2010-03-30 | Qimonda Ag | Semiconductor device, an electronic device and a method for operating the same |
US8064274B2 (en) | 2007-05-30 | 2011-11-22 | Micron Technology, Inc. | Integrated circuit having voltage generation circuitry for memory cell array, and method of operating and/or controlling same |
US8085594B2 (en) | 2007-06-01 | 2011-12-27 | Micron Technology, Inc. | Reading technique for memory cell with electrically floating body transistor |
US7733718B2 (en) * | 2007-07-04 | 2010-06-08 | Hynix Semiconductor, Inc. | One-transistor type DRAM |
WO2009039169A1 (en) | 2007-09-17 | 2009-03-26 | Innovative Silicon S.A. | Refreshing data of memory cells with electrically floating body transistors |
US8536628B2 (en) | 2007-11-29 | 2013-09-17 | Micron Technology, Inc. | Integrated circuit having memory cell array including barriers, and method of manufacturing same |
US8349662B2 (en) | 2007-12-11 | 2013-01-08 | Micron Technology, Inc. | Integrated circuit having memory cell array, and method of manufacturing same |
US8773933B2 (en) | 2012-03-16 | 2014-07-08 | Micron Technology, Inc. | Techniques for accessing memory cells |
US8014195B2 (en) | 2008-02-06 | 2011-09-06 | Micron Technology, Inc. | Single transistor memory cell |
US8189376B2 (en) | 2008-02-08 | 2012-05-29 | Micron Technology, Inc. | Integrated circuit having memory cells including gate material having high work function, and method of manufacturing same |
US7957206B2 (en) | 2008-04-04 | 2011-06-07 | Micron Technology, Inc. | Read circuitry for an integrated circuit having memory cells and/or a memory cell array, and method of operating same |
US7947543B2 (en) | 2008-09-25 | 2011-05-24 | Micron Technology, Inc. | Recessed gate silicon-on-insulator floating body device with self-aligned lateral isolation |
US7933140B2 (en) | 2008-10-02 | 2011-04-26 | Micron Technology, Inc. | Techniques for reducing a voltage swing |
US7924630B2 (en) | 2008-10-15 | 2011-04-12 | Micron Technology, Inc. | Techniques for simultaneously driving a plurality of source lines |
US8223574B2 (en) | 2008-11-05 | 2012-07-17 | Micron Technology, Inc. | Techniques for block refreshing a semiconductor memory device |
US8213226B2 (en) | 2008-12-05 | 2012-07-03 | Micron Technology, Inc. | Vertical transistor memory cell and array |
US8319294B2 (en) | 2009-02-18 | 2012-11-27 | Micron Technology, Inc. | Techniques for providing a source line plane |
US8710566B2 (en) * | 2009-03-04 | 2014-04-29 | Micron Technology, Inc. | Techniques for forming a contact to a buried diffusion layer in a semiconductor memory device |
KR20120006516A (en) | 2009-03-31 | 2012-01-18 | 마이크론 테크놀로지, 인크. | Techniques for providing a semiconductor memory device |
US8139418B2 (en) | 2009-04-27 | 2012-03-20 | Micron Technology, Inc. | Techniques for controlling a direct injection semiconductor memory device |
US8508994B2 (en) | 2009-04-30 | 2013-08-13 | Micron Technology, Inc. | Semiconductor device with floating gate and electrically floating body |
US8498157B2 (en) | 2009-05-22 | 2013-07-30 | Micron Technology, Inc. | Techniques for providing a direct injection semiconductor memory device |
US8537610B2 (en) | 2009-07-10 | 2013-09-17 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US9076543B2 (en) | 2009-07-27 | 2015-07-07 | Micron Technology, Inc. | Techniques for providing a direct injection semiconductor memory device |
US8199595B2 (en) | 2009-09-04 | 2012-06-12 | Micron Technology, Inc. | Techniques for sensing a semiconductor memory device |
US8174881B2 (en) | 2009-11-24 | 2012-05-08 | Micron Technology, Inc. | Techniques for reducing disturbance in a semiconductor device |
US8310893B2 (en) | 2009-12-16 | 2012-11-13 | Micron Technology, Inc. | Techniques for reducing impact of array disturbs in a semiconductor memory device |
US8416636B2 (en) | 2010-02-12 | 2013-04-09 | Micron Technology, Inc. | Techniques for controlling a semiconductor memory device |
US8576631B2 (en) | 2010-03-04 | 2013-11-05 | Micron Technology, Inc. | Techniques for sensing a semiconductor memory device |
US8411513B2 (en) | 2010-03-04 | 2013-04-02 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device having hierarchical bit lines |
US8369177B2 (en) | 2010-03-05 | 2013-02-05 | Micron Technology, Inc. | Techniques for reading from and/or writing to a semiconductor memory device |
EP2548227B1 (en) | 2010-03-15 | 2021-07-14 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US8411524B2 (en) | 2010-05-06 | 2013-04-02 | Micron Technology, Inc. | Techniques for refreshing a semiconductor memory device |
US8587990B2 (en) | 2010-07-12 | 2013-11-19 | International Business Machines Corporation | Global bit line restore by most significant bit of an address line |
US8582359B2 (en) * | 2010-11-16 | 2013-11-12 | Zeno Semiconductor, Inc. | Dual-port semiconductor memory and first-in first-out (FIFO) memory having electrically floating body transistor |
US8739010B2 (en) * | 2010-11-19 | 2014-05-27 | Altera Corporation | Memory array with redundant bits and memory element voting circuits |
US8531878B2 (en) | 2011-05-17 | 2013-09-10 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US9559216B2 (en) | 2011-06-06 | 2017-01-31 | Micron Technology, Inc. | Semiconductor memory device and method for biasing same |
US8760957B2 (en) * | 2012-03-27 | 2014-06-24 | SanDisk Technologies, Inc. | Non-volatile memory and method having a memory array with a high-speed, short bit-line portion |
US9059292B2 (en) | 2012-08-02 | 2015-06-16 | International Business Machines Corporation | Source and drain doping profile control employing carbon-doped semiconductor material |
US8841188B2 (en) | 2012-09-06 | 2014-09-23 | International Business Machines Corporation | Bulk finFET with controlled fin height and high-K liner |
CN102932609B (en) * | 2012-10-15 | 2015-06-24 | 清华大学 | Method of reading data of image sensor based on flash memory |
US8995164B2 (en) * | 2012-11-16 | 2015-03-31 | Texas Instruments Incorporated | High-performance scalable read-only-memory cell |
US9966467B2 (en) * | 2013-09-27 | 2018-05-08 | Phison Electronics Corp. | Integrated circuit and code generating method |
US9838389B2 (en) | 2013-09-27 | 2017-12-05 | Phison Electronics Corp. | Integrated circuit, code generating method, and data exchange method |
US9830999B2 (en) | 2014-06-05 | 2017-11-28 | Micron Technology, Inc. | Comparison operations in memory |
US9336864B2 (en) | 2014-08-29 | 2016-05-10 | Qualcomm Incorporated | Silicon germanium read port for a static random access memory register file |
US9478556B2 (en) * | 2014-09-11 | 2016-10-25 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US9496021B2 (en) | 2014-09-25 | 2016-11-15 | Kilopass Technology, Inc. | Power reduction in thyristor random access memory |
US9613968B2 (en) | 2014-09-25 | 2017-04-04 | Kilopass Technology, Inc. | Cross-coupled thyristor SRAM semiconductor structures and methods of fabrication |
US9460771B2 (en) | 2014-09-25 | 2016-10-04 | Kilopass Technology, Inc. | Two-transistor thyristor SRAM circuit and methods of operation |
US9564199B2 (en) | 2014-09-25 | 2017-02-07 | Kilopass Technology, Inc. | Methods of reading and writing data in a thyristor random access memory |
US9449669B2 (en) | 2014-09-25 | 2016-09-20 | Kilopass Technology, Inc. | Cross-coupled thyristor SRAM circuits and methods of operation |
US9564441B2 (en) | 2014-09-25 | 2017-02-07 | Kilopass Technology, Inc. | Two-transistor SRAM semiconductor structure and methods of fabrication |
CN106030715A (en) * | 2014-09-25 | 2016-10-12 | 克劳帕斯科技有限公司 | Thyristor volatile random access memory and methods of manufacture |
US20160093624A1 (en) | 2014-09-25 | 2016-03-31 | Kilopass Technology, Inc. | Thyristor Volatile Random Access Memory and Methods of Manufacture |
EP3149741A4 (en) * | 2014-09-25 | 2018-01-17 | Kilopass Technology, Inc. | Methods of retaining and refreshing data in a thyristor random access memory |
US9530482B2 (en) | 2014-09-25 | 2016-12-27 | Kilopass Technology, Inc. | Methods of retaining and refreshing data in a thyristor random access memory |
US9741413B2 (en) | 2014-09-25 | 2017-08-22 | Kilopass Technology, Inc. | Methods of reading six-transistor cross-coupled thyristor-based SRAM memory cells |
US9972395B2 (en) * | 2015-10-05 | 2018-05-15 | Silicon Storage Technology, Inc. | Row and column decoders comprising fully depleted silicon-on-insulator transistors for use in flash memory systems |
US9953717B2 (en) * | 2016-03-31 | 2018-04-24 | Sandisk Technologies Llc | NAND structure with tier select gate transistors |
JP6545649B2 (en) * | 2016-09-16 | 2019-07-17 | 東芝メモリ株式会社 | Memory device |
US11342010B2 (en) | 2019-10-01 | 2022-05-24 | Macronix International Co., Ltd. | Managing bit line voltage generating circuits in memory devices |
CN112543977A (en) * | 2020-11-18 | 2021-03-23 | 长江先进存储产业创新中心有限责任公司 | Novel segmented wordline and bitline scheme for 3D PCM for improving line integrity and preventing line collapse |
CN112689874A (en) * | 2020-12-16 | 2021-04-20 | 长江存储科技有限责任公司 | Page buffer circuit with bit line selection transistor |
CN113678204B (en) * | 2021-06-29 | 2023-11-07 | 长江存储科技有限责任公司 | Page buffer circuit in three-dimensional memory device |
Family Cites Families (291)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US188714A (en) * | 1877-03-20 | Improvement in casting car-wheels | ||
US2005A (en) * | 1841-03-16 | Improvement in the manner of constructing molds for casting butt-hinges | ||
US3439214A (en) | 1968-03-04 | 1969-04-15 | Fairchild Camera Instr Co | Beam-junction scan converter |
US4032947A (en) | 1971-10-20 | 1977-06-28 | Siemens Aktiengesellschaft | Controllable charge-coupled semiconductor device |
IT979035B (en) | 1972-04-25 | 1974-09-30 | Ibm | INTEGRATED CIRCUIT DEVICE FOR STORING BINARY INFORMATION WITH ELECTRO-LUMINESCENT EMISSION |
FR2197494A5 (en) | 1972-08-25 | 1974-03-22 | Radiotechnique Compelec | |
US3997799A (en) | 1975-09-15 | 1976-12-14 | Baker Roger T | Semiconductor-device for the storage of binary data |
JPS5567993A (en) | 1978-11-14 | 1980-05-22 | Fujitsu Ltd | Semiconductor memory unit |
US4250569A (en) | 1978-11-15 | 1981-02-10 | Fujitsu Limited | Semiconductor memory device |
DE3065928D1 (en) | 1979-01-25 | 1984-01-26 | Nec Corp | Semiconductor memory device |
JPS55113359A (en) | 1979-02-22 | 1980-09-01 | Fujitsu Ltd | Semiconductor integrated circuit device |
EP0030856B1 (en) | 1979-12-13 | 1984-03-21 | Fujitsu Limited | Charge-pumping semiconductor memory cell comprising a charge-storage region and memory device using such a cell |
JPS5742161A (en) | 1980-08-28 | 1982-03-09 | Fujitsu Ltd | Semiconductor and production thereof |
JPS5982761A (en) | 1982-11-04 | 1984-05-12 | Hitachi Ltd | Semiconductor memory |
JPS6070760A (en) | 1983-09-27 | 1985-04-22 | Fujitsu Ltd | Semiconductor memory device |
US4658377A (en) * | 1984-07-26 | 1987-04-14 | Texas Instruments Incorporated | Dynamic memory array with segmented bit lines |
JPS6177359A (en) | 1984-09-21 | 1986-04-19 | Fujitsu Ltd | Semiconductor memory device |
JPS61280651A (en) | 1985-05-24 | 1986-12-11 | Fujitsu Ltd | Semiconductor memory unit |
JPH0671067B2 (en) | 1985-11-20 | 1994-09-07 | 株式会社日立製作所 | Semiconductor device |
JPS62272561A (en) | 1986-05-20 | 1987-11-26 | Seiko Epson Corp | 1-transistor type memory cell |
JPS6319847A (en) | 1986-07-14 | 1988-01-27 | Oki Electric Ind Co Ltd | Semiconductor memory device |
US4807195A (en) * | 1987-05-18 | 1989-02-21 | International Business Machines Corporation | Apparatus and method for providing a dual sense amplifier with divided bit line isolation |
US4816884A (en) | 1987-07-20 | 1989-03-28 | International Business Machines Corporation | High density vertical trench transistor and capacitor memory cell structure and fabrication method therefor |
JP2582794B2 (en) | 1987-08-10 | 1997-02-19 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US5677867A (en) * | 1991-06-12 | 1997-10-14 | Hazani; Emanuel | Memory with isolatable expandable bit lines |
EP0333426B1 (en) | 1988-03-15 | 1996-07-10 | Kabushiki Kaisha Toshiba | Dynamic RAM |
FR2629941B1 (en) | 1988-04-12 | 1991-01-18 | Commissariat Energie Atomique | MIS-TYPE STATIC MEMORY AND MEMORY CELL, MEMORY METHOD |
JPH0666443B2 (en) | 1988-07-07 | 1994-08-24 | 株式会社東芝 | Semiconductor memory cell and semiconductor memory |
US4910709A (en) | 1988-08-10 | 1990-03-20 | International Business Machines Corporation | Complementary metal-oxide-semiconductor transistor and one-capacitor dynamic-random-access memory cell |
US5164805A (en) | 1988-08-22 | 1992-11-17 | Massachusetts Institute Of Technology | Near-intrinsic thin-film SOI FETS |
US5144390A (en) | 1988-09-02 | 1992-09-01 | Texas Instruments Incorporated | Silicon-on insulator transistor with internal body node to source node connection |
US5258635A (en) | 1988-09-06 | 1993-11-02 | Kabushiki Kaisha Toshiba | MOS-type semiconductor integrated circuit device |
JPH02168496A (en) | 1988-09-14 | 1990-06-28 | Kawasaki Steel Corp | Semiconductor memory circuit |
NL8802423A (en) | 1988-10-03 | 1990-05-01 | Imec Inter Uni Micro Electr | METHOD FOR OPERATING A MOSS STRUCTURE AND MOSS STRUCTURE SUITABLE FOR IT. |
US4894697A (en) | 1988-10-31 | 1990-01-16 | International Business Machines Corporation | Ultra dense dram cell and its method of fabrication |
US5010524A (en) * | 1989-04-20 | 1991-04-23 | International Business Machines Corporation | Crosstalk-shielded-bit-line dram |
US5366917A (en) | 1990-03-20 | 1994-11-22 | Nec Corporation | Method for fabricating polycrystalline silicon having micro roughness on the surface |
US5024993A (en) | 1990-05-02 | 1991-06-18 | Microelectronics & Computer Technology Corporation | Superconducting-semiconducting circuits, devices and systems |
US5313432A (en) * | 1990-05-23 | 1994-05-17 | Texas Instruments Incorporated | Segmented, multiple-decoder memory array and method for programming a memory array |
JPH07123145B2 (en) | 1990-06-27 | 1995-12-25 | 株式会社東芝 | Semiconductor integrated circuit |
DE69111929T2 (en) | 1990-07-09 | 1996-03-28 | Sony Corp | Semiconductor device on a dielectric insulated substrate. |
JPH04176163A (en) | 1990-11-08 | 1992-06-23 | Fujitsu Ltd | Semiconductor device and manufacture thereof |
US5331197A (en) | 1991-04-23 | 1994-07-19 | Canon Kabushiki Kaisha | Semiconductor memory device including gate electrode sandwiching a channel region |
US5424567A (en) | 1991-05-15 | 1995-06-13 | North American Philips Corporation | Protected programmable transistor with reduced parasitic capacitances and method of fabrication |
US5515383A (en) * | 1991-05-28 | 1996-05-07 | The Boeing Company | Built-in self-test system and method for self test of an integrated circuit |
US5355330A (en) | 1991-08-29 | 1994-10-11 | Hitachi, Ltd. | Capacitive memory having a PN junction writing and tunneling through an insulator of a charge holding electrode |
EP0537677B1 (en) | 1991-10-16 | 1998-08-19 | Sony Corporation | Method of forming an SOI structure with a DRAM |
US5526307A (en) * | 1992-01-22 | 1996-06-11 | Macronix International Co., Ltd. | Flash EPROM integrated circuit architecture |
US5397726A (en) * | 1992-02-04 | 1995-03-14 | National Semiconductor Corporation | Segment-erasable flash EPROM |
DE69328743T2 (en) | 1992-03-30 | 2000-09-07 | Mitsubishi Electric Corp | Semiconductor device |
US5528062A (en) | 1992-06-17 | 1996-06-18 | International Business Machines Corporation | High-density DRAM structure on soi |
US5315541A (en) * | 1992-07-24 | 1994-05-24 | Sundisk Corporation | Segmented column memory array |
EP0599388B1 (en) | 1992-11-20 | 2000-08-02 | Koninklijke Philips Electronics N.V. | Semiconductor device provided with a programmable element |
JPH06216338A (en) | 1992-11-27 | 1994-08-05 | Internatl Business Mach Corp <Ibm> | Semiconductor memory cell and its preparation |
JPH0799251A (en) | 1992-12-10 | 1995-04-11 | Sony Corp | Semiconductor memory cell |
EP0606758B1 (en) | 1992-12-30 | 2000-09-06 | Samsung Electronics Co., Ltd. | Method of producing an SOI transistor DRAM |
US5986914A (en) * | 1993-03-31 | 1999-11-16 | Stmicroelectronics, Inc. | Active hierarchical bitline memory architecture |
JP3613594B2 (en) | 1993-08-19 | 2005-01-26 | 株式会社ルネサステクノロジ | Semiconductor element and semiconductor memory device using the same |
EP0655788B1 (en) | 1993-11-29 | 1998-01-21 | STMicroelectronics S.A. | A volatile memory cell |
US5448513A (en) | 1993-12-02 | 1995-09-05 | Regents Of The University Of California | Capacitorless DRAM device on silicon-on-insulator substrate |
US5432730A (en) * | 1993-12-20 | 1995-07-11 | Waferscale Integration, Inc. | Electrically programmable read only memory array |
US5489792A (en) | 1994-04-07 | 1996-02-06 | Regents Of The University Of California | Silicon-on-insulator transistors having improved current characteristics and reduced electrostatic discharge susceptibility |
US5446299A (en) | 1994-04-29 | 1995-08-29 | International Business Machines Corporation | Semiconductor random access memory cell on silicon-on-insulator with dual control gates |
JP3273582B2 (en) | 1994-05-13 | 2002-04-08 | キヤノン株式会社 | Storage device |
JPH0832040A (en) | 1994-07-14 | 1996-02-02 | Nec Corp | Semiconductor device |
US5583808A (en) * | 1994-09-16 | 1996-12-10 | National Semiconductor Corporation | EPROM array segmented for high performance and method for controlling same |
JP3304635B2 (en) | 1994-09-26 | 2002-07-22 | 三菱電機株式会社 | Semiconductor storage device |
US5627092A (en) | 1994-09-26 | 1997-05-06 | Siemens Aktiengesellschaft | Deep trench dram process on SOI for low leakage DRAM cell |
US5593912A (en) | 1994-10-06 | 1997-01-14 | International Business Machines Corporation | SOI trench DRAM cell for 256 MB DRAM and beyond |
FR2726935B1 (en) | 1994-11-10 | 1996-12-13 | Commissariat Energie Atomique | ELECTRICALLY ERASABLE NON-VOLATILE MEMORY DEVICE AND METHOD FOR PRODUCING SUCH A DEVICE |
JP3315293B2 (en) | 1995-01-05 | 2002-08-19 | 株式会社東芝 | Semiconductor storage device |
JP3274306B2 (en) | 1995-01-20 | 2002-04-15 | 株式会社東芝 | Semiconductor integrated circuit device |
US6292424B1 (en) | 1995-01-20 | 2001-09-18 | Kabushiki Kaisha Toshiba | DRAM having a power supply voltage lowering circuit |
JP2806286B2 (en) | 1995-02-07 | 1998-09-30 | 日本電気株式会社 | Semiconductor device |
JP3407232B2 (en) | 1995-02-08 | 2003-05-19 | 富士通株式会社 | Semiconductor memory device and operation method thereof |
JPH08222648A (en) | 1995-02-14 | 1996-08-30 | Canon Inc | Memory |
DE69631919T2 (en) | 1995-02-17 | 2004-12-09 | Hitachi, Ltd. | Semiconductor memory device and method of manufacturing the same |
JP3600335B2 (en) | 1995-03-27 | 2004-12-15 | 株式会社東芝 | Semiconductor device |
US5568356A (en) | 1995-04-18 | 1996-10-22 | Hughes Aircraft Company | Stacked module assembly including electrically interconnected switching module and plural electronic modules |
EP0739097B1 (en) | 1995-04-21 | 2004-04-07 | Nippon Telegraph And Telephone Corporation | MOSFET circuit and CMOS logic circuit using the same |
US5606188A (en) | 1995-04-26 | 1997-02-25 | International Business Machines Corporation | Fabrication process and structure for a contacted-body silicon-on-insulator dynamic random access memory |
JP2848272B2 (en) | 1995-05-12 | 1999-01-20 | 日本電気株式会社 | Semiconductor storage device |
DE19519159C2 (en) | 1995-05-24 | 1998-07-09 | Siemens Ag | DRAM cell arrangement and method for its production |
US5629546A (en) | 1995-06-21 | 1997-05-13 | Micron Technology, Inc. | Static memory cell and method of manufacturing a static memory cell |
US6480407B1 (en) * | 1995-08-25 | 2002-11-12 | Micron Technology, Inc. | Reduced area sense amplifier isolation layout in a dynamic RAM architecture |
JP3853406B2 (en) | 1995-10-27 | 2006-12-06 | エルピーダメモリ株式会社 | Semiconductor integrated circuit device and method for manufacturing the same |
US5585285A (en) | 1995-12-06 | 1996-12-17 | Micron Technology, Inc. | Method of forming dynamic random access memory circuitry using SOI and isolation trenches |
DE19603810C1 (en) | 1996-02-02 | 1997-08-28 | Siemens Ag | Memory cell arrangement and method for its production |
US5796671A (en) * | 1996-03-01 | 1998-08-18 | Wahlstrom; Sven E. | Dynamic random access memory |
JP3759648B2 (en) | 1996-03-04 | 2006-03-29 | 株式会社ルネサステクノロジ | Semiconductor memory device |
US5936265A (en) | 1996-03-25 | 1999-08-10 | Kabushiki Kaisha Toshiba | Semiconductor device including a tunnel effect element |
EP0951072B1 (en) | 1996-04-08 | 2009-12-09 | Hitachi, Ltd. | Semiconductor integrated circuit device |
EP0801427A3 (en) | 1996-04-11 | 1999-05-06 | Matsushita Electric Industrial Co., Ltd. | Field effect transistor, semiconductor storage device, method of manufacturing the same and method of driving semiconductor storage device |
US6424016B1 (en) | 1996-05-24 | 2002-07-23 | Texas Instruments Incorporated | SOI DRAM having P-doped polysilicon gate for a memory pass transistor |
US5754469A (en) * | 1996-06-14 | 1998-05-19 | Macronix International Co., Ltd. | Page mode floating gate memory device storing multiple bits per cell |
US5886376A (en) | 1996-07-01 | 1999-03-23 | International Business Machines Corporation | EEPROM having coplanar on-insulator FET and control gate |
US5778243A (en) | 1996-07-03 | 1998-07-07 | International Business Machines Corporation | Multi-threaded cell for a memory |
US5811283A (en) | 1996-08-13 | 1998-09-22 | United Microelectronics Corporation | Silicon on insulator (SOI) dram cell structure and process |
JP3260660B2 (en) | 1996-08-22 | 2002-02-25 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US5774411A (en) | 1996-09-12 | 1998-06-30 | International Business Machines Corporation | Methods to enhance SOI SRAM cell stability |
US5798968A (en) * | 1996-09-24 | 1998-08-25 | Sandisk Corporation | Plane decode/virtual sector architecture |
JP2877103B2 (en) | 1996-10-21 | 1999-03-31 | 日本電気株式会社 | Nonvolatile semiconductor memory device and method of manufacturing the same |
US6097624A (en) * | 1997-09-17 | 2000-08-01 | Samsung Electronics Co., Ltd. | Methods of operating ferroelectric memory devices having reconfigurable bit lines |
KR19980057003A (en) | 1996-12-30 | 1998-09-25 | 김영환 | Semiconductor memory device and manufacturing method thereof |
JP3161354B2 (en) | 1997-02-07 | 2001-04-25 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
US5732014A (en) | 1997-02-20 | 1998-03-24 | Micron Technology, Inc. | Merged transistor structure for gain memory cell |
EP0860878A2 (en) | 1997-02-20 | 1998-08-26 | Texas Instruments Incorporated | An integrated circuit with programmable elements |
JP3441330B2 (en) | 1997-02-28 | 2003-09-02 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
JPH11191596A (en) | 1997-04-02 | 1999-07-13 | Sony Corp | Semiconductor memory cell and its manufacture method |
US6424011B1 (en) | 1997-04-14 | 2002-07-23 | International Business Machines Corporation | Mixed memory integration with NVRAM, dram and sram cell structures on same substrate |
US5881010A (en) | 1997-05-15 | 1999-03-09 | Stmicroelectronics, Inc. | Multiple transistor dynamic random access memory array architecture with simultaneous refresh of multiple memory cells during a read operation |
JP2002501654A (en) * | 1997-05-30 | 2002-01-15 | ミクロン テクノロジー,インコーポレイテッド | 256Meg dynamic random access memory |
US5784311A (en) | 1997-06-13 | 1998-07-21 | International Business Machines Corporation | Two-device memory cell on SOI for merged logic and memory applications |
US6133597A (en) | 1997-07-25 | 2000-10-17 | Mosel Vitelic Corporation | Biasing an integrated circuit well with a transistor electrode |
KR100246602B1 (en) * | 1997-07-31 | 2000-03-15 | 정선종 | A mosfet and method for fabricating the same |
JP3198998B2 (en) * | 1997-09-11 | 2001-08-13 | 日本電気株式会社 | Semiconductor nonvolatile memory |
US5907170A (en) * | 1997-10-06 | 1999-05-25 | Micron Technology, Inc. | Circuit and method for an open bit line memory cell with a vertical transistor and trench plate trench capacitor |
US5943581A (en) | 1997-11-05 | 1999-08-24 | Vanguard International Semiconductor Corporation | Method of fabricating a buried reservoir capacitor structure for high-density dynamic random access memory (DRAM) circuits |
US5976945A (en) | 1997-11-20 | 1999-11-02 | Vanguard International Semiconductor Corporation | Method for fabricating a DRAM cell structure on an SOI wafer incorporating a two dimensional trench capacitor |
JPH11163329A (en) * | 1997-11-27 | 1999-06-18 | Mitsubishi Electric Corp | Semiconductor device and manufacture thereof |
DE19752968C1 (en) | 1997-11-28 | 1999-06-24 | Siemens Ag | Memory cell arrangement and method for its production |
US6430077B1 (en) * | 1997-12-12 | 2002-08-06 | Saifun Semiconductors Ltd. | Method for regulating read voltage level at the drain of a cell in a symmetric array |
EP0924766B1 (en) | 1997-12-17 | 2008-02-20 | Qimonda AG | Memory cell array and method of its manufacture |
US5943258A (en) | 1997-12-24 | 1999-08-24 | Texas Instruments Incorporated | Memory with storage cells having SOI drive and access transistors with tied floating body connections |
JP4199338B2 (en) * | 1998-10-02 | 2008-12-17 | 富士通マイクロエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
US6097056A (en) | 1998-04-28 | 2000-08-01 | International Business Machines Corporation | Field effect transistor having a floating gate |
US6225158B1 (en) | 1998-05-28 | 2001-05-01 | International Business Machines Corporation | Trench storage dynamic random access memory cell with vertical transfer device |
TW432545B (en) | 1998-08-07 | 2001-05-01 | Ibm | Method and improved SOI body contact structure for transistors |
JP4030198B2 (en) | 1998-08-11 | 2008-01-09 | 株式会社ルネサステクノロジ | Manufacturing method of semiconductor integrated circuit device |
KR100268419B1 (en) | 1998-08-14 | 2000-10-16 | 윤종용 | A high integrated semiconductor memory device and method fabricating the same |
US6333866B1 (en) * | 1998-09-28 | 2001-12-25 | Texas Instruments Incorporated | Semiconductor device array having dense memory cell array and heirarchical bit line scheme |
US6423596B1 (en) | 1998-09-29 | 2002-07-23 | Texas Instruments Incorporated | Method for two-sided fabrication of a memory array |
US6096598A (en) | 1998-10-29 | 2000-08-01 | International Business Machines Corporation | Method for forming pillar memory cells and device formed thereby |
US6214694B1 (en) | 1998-11-17 | 2001-04-10 | International Business Machines Corporation | Process of making densely patterned silicon-on-insulator (SOI) region on a wafer |
KR100290787B1 (en) | 1998-12-26 | 2001-07-12 | 박종섭 | Manufacturing Method of Semiconductor Memory Device |
US6184091B1 (en) * | 1999-02-01 | 2001-02-06 | Infineon Technologies North America Corp. | Formation of controlled trench top isolation layers for vertical transistors |
JP3384350B2 (en) | 1999-03-01 | 2003-03-10 | 株式会社村田製作所 | Method for producing low-temperature sintered ceramic composition |
US6157216A (en) | 1999-04-22 | 2000-12-05 | International Business Machines Corporation | Circuit driver on SOI for merged logic and memory circuits |
US6111778A (en) | 1999-05-10 | 2000-08-29 | International Business Machines Corporation | Body contacted dynamic memory |
US6333532B1 (en) | 1999-07-16 | 2001-12-25 | International Business Machines Corporation | Patterned SOI regions in semiconductor chips |
JP2001036092A (en) * | 1999-07-23 | 2001-02-09 | Mitsubishi Electric Corp | Semiconductor device |
JP2001044391A (en) | 1999-07-29 | 2001-02-16 | Fujitsu Ltd | Semiconductor storage device and manufacture thereof |
US6566177B1 (en) | 1999-10-25 | 2003-05-20 | International Business Machines Corporation | Silicon-on-insulator vertical array device trench capacitor DRAM |
US6391658B1 (en) | 1999-10-26 | 2002-05-21 | International Business Machines Corporation | Formation of arrays of microelectronic elements |
JP2001180633A (en) | 1999-12-27 | 2001-07-03 | Toshiba Tec Corp | Label printer |
US6633066B1 (en) * | 2000-01-07 | 2003-10-14 | Samsung Electronics Co., Ltd. | CMOS integrated circuit devices and substrates having unstrained silicon active layers |
US6544837B1 (en) | 2000-03-17 | 2003-04-08 | International Business Machines Corporation | SOI stacked DRAM logic |
US6359802B1 (en) | 2000-03-28 | 2002-03-19 | Intel Corporation | One-transistor and one-capacitor DRAM cell for logic process technology |
US6524897B1 (en) * | 2000-03-31 | 2003-02-25 | Intel Corporation | Semiconductor-on-insulator resistor-capacitor circuit |
JP3940544B2 (en) * | 2000-04-27 | 2007-07-04 | 株式会社東芝 | Method for verifying nonvolatile semiconductor memory |
US20020031909A1 (en) * | 2000-05-11 | 2002-03-14 | Cyril Cabral | Self-aligned silicone process for low resistivity contacts to thin film silicon-on-insulator mosfets |
JP2002064150A (en) | 2000-06-05 | 2002-02-28 | Mitsubishi Electric Corp | Semiconductor device |
DE10028424C2 (en) | 2000-06-06 | 2002-09-19 | Infineon Technologies Ag | Manufacturing process for DRAM memory cells |
US6262935B1 (en) | 2000-06-17 | 2001-07-17 | United Memories, Inc. | Shift redundancy scheme for wordlines in memory circuits |
US6479862B1 (en) | 2000-06-22 | 2002-11-12 | Progressant Technologies, Inc. | Charge trapping device and method for implementing a transistor having a negative differential resistance mode |
JP2002009081A (en) | 2000-06-26 | 2002-01-11 | Toshiba Corp | Semiconductor device and its producing method |
JP4011833B2 (en) | 2000-06-30 | 2007-11-21 | 株式会社東芝 | Semiconductor memory |
KR100339425B1 (en) | 2000-07-21 | 2002-06-03 | 박종섭 | Semiconductor device and Method for Manufacturing with recessed SOI structure |
JP4226205B2 (en) | 2000-08-11 | 2009-02-18 | 富士雄 舛岡 | Manufacturing method of semiconductor memory device |
US6621725B2 (en) | 2000-08-17 | 2003-09-16 | Kabushiki Kaisha Toshiba | Semiconductor memory device with floating storage bulk region and method of manufacturing the same |
US6492211B1 (en) | 2000-09-07 | 2002-12-10 | International Business Machines Corporation | Method for novel SOI DRAM BICMOS NPN |
JP4064607B2 (en) | 2000-09-08 | 2008-03-19 | 株式会社東芝 | Semiconductor memory device |
US20020070411A1 (en) * | 2000-09-08 | 2002-06-13 | Alcatel | Method of processing a high voltage p++/n-well junction and a device manufactured by the method |
JP2002094027A (en) * | 2000-09-11 | 2002-03-29 | Toshiba Corp | Semiconductor memory device and its manufacturing method |
US6350653B1 (en) | 2000-10-12 | 2002-02-26 | International Business Machines Corporation | Embedded DRAM on silicon-on-insulator substrate |
US6421269B1 (en) | 2000-10-17 | 2002-07-16 | Intel Corporation | Low-leakage MOS planar capacitors for use within DRAM storage cells |
US6496402B1 (en) * | 2000-10-17 | 2002-12-17 | Intel Corporation | Noise suppression for open bit line DRAM architectures |
US6849871B2 (en) | 2000-10-20 | 2005-02-01 | International Business Machines Corporation | Fully-depleted-collector silicon-on-insulator (SOI) bipolar transistor useful alone or in SOI BiCMOS |
US6429477B1 (en) | 2000-10-31 | 2002-08-06 | International Business Machines Corporation | Shared body and diffusion contact structure and method for fabricating same |
US6440872B1 (en) | 2000-11-03 | 2002-08-27 | International Business Machines Corporation | Method for hybrid DRAM cell utilizing confined strap isolation |
US6549450B1 (en) | 2000-11-08 | 2003-04-15 | Ibm Corporation | Method and system for improving the performance on SOI memory arrays in an SRAM architecture system |
US6441436B1 (en) | 2000-11-29 | 2002-08-27 | United Microelectronics Corp. | SOI device and method of fabrication |
JP3808700B2 (en) | 2000-12-06 | 2006-08-16 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US20020072155A1 (en) * | 2000-12-08 | 2002-06-13 | Chih-Cheng Liu | Method of fabricating a DRAM unit |
US7101772B2 (en) | 2000-12-30 | 2006-09-05 | Texas Instruments Incorporated | Means for forming SOI |
US6552398B2 (en) | 2001-01-16 | 2003-04-22 | Ibm Corporation | T-Ram array having a planar cell structure and method for fabricating the same |
US6441435B1 (en) | 2001-01-31 | 2002-08-27 | Advanced Micro Devices, Inc. | SOI device with wrap-around contact to underside of body, and method of making |
JP4216483B2 (en) | 2001-02-15 | 2009-01-28 | 株式会社東芝 | Semiconductor memory device |
JP3884266B2 (en) | 2001-02-19 | 2007-02-21 | 株式会社東芝 | Semiconductor memory device and manufacturing method thereof |
US6620682B1 (en) * | 2001-02-27 | 2003-09-16 | Aplus Flash Technology, Inc. | Set of three level concurrent word line bias conditions for a nor type flash memory array |
JP4354663B2 (en) | 2001-03-15 | 2009-10-28 | 株式会社東芝 | Semiconductor memory device |
US6548848B2 (en) | 2001-03-15 | 2003-04-15 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
JP4071476B2 (en) * | 2001-03-21 | 2008-04-02 | 株式会社東芝 | Semiconductor wafer and method for manufacturing semiconductor wafer |
US6462359B1 (en) | 2001-03-22 | 2002-10-08 | T-Ram, Inc. | Stability in thyristor-based memory device |
US7456439B1 (en) | 2001-03-22 | 2008-11-25 | T-Ram Semiconductor, Inc. | Vertical thyristor-based memory with trench isolation and its method of fabrication |
EP1253634A3 (en) | 2001-04-26 | 2005-08-31 | Kabushiki Kaisha Toshiba | Semiconductor device |
JP4053738B2 (en) | 2001-04-26 | 2008-02-27 | 株式会社東芝 | Semiconductor memory device |
US6556477B2 (en) | 2001-05-21 | 2003-04-29 | Ibm Corporation | Integrated chip having SRAM, DRAM and flash memory and method for fabricating the same |
US6563733B2 (en) * | 2001-05-24 | 2003-05-13 | Winbond Electronics Corporation | Memory array architectures based on a triple-polysilicon source-side injection non-volatile memory cell |
TWI230392B (en) * | 2001-06-18 | 2005-04-01 | Innovative Silicon Sa | Semiconductor device |
US6573566B2 (en) | 2001-07-09 | 2003-06-03 | United Microelectronics Corp. | Low-voltage-triggered SOI-SCR device and associated ESD protection circuit |
JP2003031684A (en) | 2001-07-11 | 2003-01-31 | Hitachi Ltd | Semiconductor integrated circuit device and its manufacturing method |
JP2003031693A (en) | 2001-07-19 | 2003-01-31 | Toshiba Corp | Semiconductor memory |
JP2003132682A (en) | 2001-08-17 | 2003-05-09 | Toshiba Corp | Semiconductor memory |
US6567330B2 (en) | 2001-08-17 | 2003-05-20 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US6445612B1 (en) * | 2001-08-27 | 2002-09-03 | Motorola, Inc. | MRAM with midpoint generator reference and method for readout |
US6664589B2 (en) * | 2001-08-30 | 2003-12-16 | Micron Technology, Inc. | Technique to control tunneling currents in DRAM capacitors, cells, and devices |
US6552932B1 (en) * | 2001-09-21 | 2003-04-22 | Sandisk Corporation | Segmented metal bitlines |
JP3984014B2 (en) * | 2001-09-26 | 2007-09-26 | 株式会社東芝 | Method for manufacturing substrate for semiconductor device and substrate for semiconductor device |
JP4322453B2 (en) | 2001-09-27 | 2009-09-02 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US6870225B2 (en) * | 2001-11-02 | 2005-03-22 | International Business Machines Corporation | Transistor structure with thick recessed source/drain structures and fabrication process of same |
US6657259B2 (en) * | 2001-12-04 | 2003-12-02 | International Business Machines Corporation | Multiple-plane FinFET CMOS |
US6518105B1 (en) | 2001-12-10 | 2003-02-11 | Taiwan Semiconductor Manufacturing Company | High performance PD SOI tunneling-biased MOSFET |
JP3998467B2 (en) * | 2001-12-17 | 2007-10-24 | シャープ株式会社 | Nonvolatile semiconductor memory device and operation method thereof |
JP2003203967A (en) | 2001-12-28 | 2003-07-18 | Toshiba Corp | Method for forming partial soi wafer, semiconductor device and its manufacturing method |
US20030123279A1 (en) | 2002-01-03 | 2003-07-03 | International Business Machines Corporation | Silicon-on-insulator SRAM cells with increased stability and yield |
US20030230778A1 (en) | 2002-01-30 | 2003-12-18 | Sumitomo Mitsubishi Silicon Corporation | SOI structure having a SiGe Layer interposed between the silicon and the insulator |
US6975536B2 (en) * | 2002-01-31 | 2005-12-13 | Saifun Semiconductors Ltd. | Mass storage array and methods for operation thereof |
US6750515B2 (en) | 2002-02-05 | 2004-06-15 | Industrial Technology Research Institute | SCR devices in silicon-on-insulator CMOS process for on-chip ESD protection |
DE10204871A1 (en) * | 2002-02-06 | 2003-08-21 | Infineon Technologies Ag | Capacitorless 1-transistor DRAM cell and manufacturing process |
JP2003243528A (en) | 2002-02-13 | 2003-08-29 | Toshiba Corp | Semiconductor device |
US6686624B2 (en) * | 2002-03-11 | 2004-02-03 | Monolithic System Technology, Inc. | Vertical one-transistor floating-body DRAM cell in bulk CMOS process with electrically isolated charge storage region |
US6661042B2 (en) | 2002-03-11 | 2003-12-09 | Monolithic System Technology, Inc. | One-transistor floating-body DRAM cell in bulk CMOS process with electrically isolated charge storage region |
US6560142B1 (en) * | 2002-03-22 | 2003-05-06 | Yoshiyuki Ando | Capacitorless DRAM gain cell |
US6677646B2 (en) | 2002-04-05 | 2004-01-13 | International Business Machines Corporation | Method and structure of a disposable reversed spacer process for high performance recessed channel CMOS |
JP4880867B2 (en) * | 2002-04-10 | 2012-02-22 | セイコーインスツル株式会社 | THIN FILM MEMORY, ARRAY, ITS OPERATION METHOD AND MANUFACTURING METHOD |
EP1355316B1 (en) * | 2002-04-18 | 2007-02-21 | Innovative Silicon SA | Data storage device and refreshing method for use with such device |
US6574135B1 (en) * | 2002-04-19 | 2003-06-03 | Texas Instruments Incorporated | Shared sense amplifier for ferro-electric memory cell |
US6940748B2 (en) * | 2002-05-16 | 2005-09-06 | Micron Technology, Inc. | Stacked 1T-nMTJ MRAM structure |
JP3962638B2 (en) | 2002-06-18 | 2007-08-22 | 株式会社東芝 | Semiconductor memory device and semiconductor device |
KR100437856B1 (en) * | 2002-08-05 | 2004-06-30 | 삼성전자주식회사 | MOS Transister and Method of manufacturing semiconductor device comprising the same |
JP4044401B2 (en) | 2002-09-11 | 2008-02-06 | 株式会社東芝 | Semiconductor memory device |
US6861689B2 (en) * | 2002-11-08 | 2005-03-01 | Freescale Semiconductor, Inc. | One transistor DRAM cell structure and method for forming |
US7030436B2 (en) * | 2002-12-04 | 2006-04-18 | Micron Technology, Inc. | Embedded DRAM gain memory cell having MOS transistor body provided with a bi-polar transistor charge injecting means |
DE10306281B4 (en) * | 2003-02-14 | 2007-02-15 | Infineon Technologies Ag | Arrangement and method for the production of vertical transistor cells and transistor-controlled memory cells |
US6714436B1 (en) * | 2003-03-20 | 2004-03-30 | Motorola, Inc. | Write operation for capacitorless RAM |
US7233024B2 (en) * | 2003-03-31 | 2007-06-19 | Sandisk 3D Llc | Three-dimensional memory device incorporating segmented bit line memory array |
US6909639B2 (en) * | 2003-04-22 | 2005-06-21 | Nexflash Technologies, Inc. | Nonvolatile memory having bit line discharge, and method of operation thereof |
US6867433B2 (en) | 2003-04-30 | 2005-03-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor-on-insulator chip incorporating strained-channel partially-depleted, fully-depleted, and multiple-gate transistors |
JP2004335553A (en) | 2003-04-30 | 2004-11-25 | Toshiba Corp | Semiconductor device and its manufacturing method |
JP3913709B2 (en) * | 2003-05-09 | 2007-05-09 | 株式会社東芝 | Semiconductor memory device |
JP2004335031A (en) * | 2003-05-09 | 2004-11-25 | Toshiba Corp | Semiconductor storage device |
US20040228168A1 (en) * | 2003-05-13 | 2004-11-18 | Richard Ferrant | Semiconductor memory device and method of operating same |
US7085153B2 (en) | 2003-05-13 | 2006-08-01 | Innovative Silicon S.A. | Semiconductor memory cell, array, architecture and device, and method of operating same |
US6912150B2 (en) | 2003-05-13 | 2005-06-28 | Lionel Portman | Reference current generator, and method of programming, adjusting and/or operating same |
US6909151B2 (en) | 2003-06-27 | 2005-06-21 | Intel Corporation | Nonplanar device with stress incorporation layer and method of fabrication |
US7335934B2 (en) | 2003-07-22 | 2008-02-26 | Innovative Silicon S.A. | Integrated circuit device, and method of fabricating same |
US6897098B2 (en) * | 2003-07-28 | 2005-05-24 | Intel Corporation | Method of fabricating an ultra-narrow channel semiconductor device |
JP4077381B2 (en) | 2003-08-29 | 2008-04-16 | 株式会社東芝 | Semiconductor integrated circuit device |
US6936508B2 (en) | 2003-09-12 | 2005-08-30 | Texas Instruments Incorporated | Metal gate MOS transistors and methods for making the same |
US20050062088A1 (en) * | 2003-09-22 | 2005-03-24 | Texas Instruments Incorporated | Multi-gate one-transistor dynamic random access memory |
US7184298B2 (en) * | 2003-09-24 | 2007-02-27 | Innovative Silicon S.A. | Low power programming technique for a floating body memory transistor, memory cell, and memory array |
US6982902B2 (en) * | 2003-10-03 | 2006-01-03 | Infineon Technologies Ag | MRAM array having a segmented bit line |
US7072205B2 (en) * | 2003-11-19 | 2006-07-04 | Intel Corporation | Floating-body DRAM with two-phase write |
US7002842B2 (en) * | 2003-11-26 | 2006-02-21 | Intel Corporation | Floating-body dynamic random access memory with purge line |
JP2005175090A (en) | 2003-12-09 | 2005-06-30 | Toshiba Corp | Semiconductor memory device and its manufacturing method |
US6952376B2 (en) * | 2003-12-22 | 2005-10-04 | Intel Corporation | Method and apparatus to generate a reference value in a memory array |
JP4559728B2 (en) * | 2003-12-26 | 2010-10-13 | 株式会社東芝 | Semiconductor memory device |
US6903984B1 (en) * | 2003-12-31 | 2005-06-07 | Intel Corporation | Floating-body DRAM using write word line for increased retention time |
US7001811B2 (en) | 2003-12-31 | 2006-02-21 | Intel Corporation | Method for making memory cell without halo implant |
US6992339B2 (en) | 2003-12-31 | 2006-01-31 | Intel Corporation | Asymmetric memory cell |
JP4342970B2 (en) | 2004-02-02 | 2009-10-14 | 株式会社東芝 | Semiconductor memory device and manufacturing method thereof |
JP4028499B2 (en) | 2004-03-01 | 2007-12-26 | 株式会社東芝 | Semiconductor memory device |
JP4032039B2 (en) | 2004-04-06 | 2008-01-16 | 株式会社東芝 | Semiconductor memory device |
JP4110115B2 (en) | 2004-04-15 | 2008-07-02 | 株式会社東芝 | Semiconductor memory device |
JP2005346755A (en) * | 2004-05-31 | 2005-12-15 | Sharp Corp | Semiconductor memory apparatus |
US7042765B2 (en) * | 2004-08-06 | 2006-05-09 | Freescale Semiconductor, Inc. | Memory bit line segment isolation |
JP3898715B2 (en) | 2004-09-09 | 2007-03-28 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
US7422946B2 (en) | 2004-09-29 | 2008-09-09 | Intel Corporation | Independently accessed double-gate and tri-gate transistors in same process flow |
US7061806B2 (en) | 2004-09-30 | 2006-06-13 | Intel Corporation | Floating-body memory cell write |
US7611943B2 (en) * | 2004-10-20 | 2009-11-03 | Texas Instruments Incorporated | Transistors, integrated circuits, systems, and processes of manufacture with improved work function modulation |
US7476939B2 (en) * | 2004-11-04 | 2009-01-13 | Innovative Silicon Isi Sa | Memory cell having an electrically floating body transistor and programming technique therefor |
US7251164B2 (en) * | 2004-11-10 | 2007-07-31 | Innovative Silicon S.A. | Circuitry for and method of improving statistical distribution of integrated circuits |
KR100621769B1 (en) * | 2004-11-18 | 2006-09-19 | 삼성전자주식회사 | Bit line layout structure in semiconductor memory device |
US7301838B2 (en) | 2004-12-13 | 2007-11-27 | Innovative Silicon S.A. | Sense amplifier circuitry and architecture to write data into and/or read from memory cells |
US7301803B2 (en) * | 2004-12-22 | 2007-11-27 | Innovative Silicon S.A. | Bipolar reading technique for a memory cell having an electrically floating body transistor |
US7563701B2 (en) | 2005-03-31 | 2009-07-21 | Intel Corporation | Self-aligned contacts for transistors |
US7289369B2 (en) * | 2005-04-18 | 2007-10-30 | International Business Machines Corporation | DRAM hierarchical data path |
US7538389B2 (en) * | 2005-06-08 | 2009-05-26 | Micron Technology, Inc. | Capacitorless DRAM on bulk silicon |
US7230846B2 (en) | 2005-06-14 | 2007-06-12 | Intel Corporation | Purge-based floating body memory |
US7317641B2 (en) * | 2005-06-20 | 2008-01-08 | Sandisk Corporation | Volatile memory cell two-pass writing method |
US20070023833A1 (en) * | 2005-07-28 | 2007-02-01 | Serguei Okhonin | Method for reading a memory cell having an electrically floating body transistor, and memory cell and array implementing same |
US7511332B2 (en) * | 2005-08-29 | 2009-03-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Vertical flash memory |
US7416943B2 (en) | 2005-09-01 | 2008-08-26 | Micron Technology, Inc. | Peripheral gate stacks and recessed array gates |
US7606066B2 (en) * | 2005-09-07 | 2009-10-20 | Innovative Silicon Isi Sa | Memory cell and memory cell array having an electrically floating body transistor, and methods of operating same |
US7355916B2 (en) * | 2005-09-19 | 2008-04-08 | Innovative Silicon S.A. | Method and circuitry to generate a reference current for reading a memory cell, and device implementing same |
US20070085140A1 (en) * | 2005-10-19 | 2007-04-19 | Cedric Bassin | One transistor memory cell having strained electrically floating body region, and method of operating same |
WO2007051795A1 (en) | 2005-10-31 | 2007-05-10 | Innovative Silicon S.A. | Method and apparatus for varying the programming duration and/or voltage of an electrically floating body transistor, and memory cell array implementing same |
KR100724560B1 (en) * | 2005-11-18 | 2007-06-04 | 삼성전자주식회사 | Semiconductor device having a crystal semiconductor layer, fabricating method thereof and operating method thereof |
US7687851B2 (en) | 2005-11-23 | 2010-03-30 | M-Mos Semiconductor Sdn. Bhd. | High density trench MOSFET with reduced on-resistance |
JP2007157296A (en) | 2005-12-08 | 2007-06-21 | Toshiba Corp | Semiconductor memory device |
US7683430B2 (en) | 2005-12-19 | 2010-03-23 | Innovative Silicon Isi Sa | Electrically floating body memory cell and array, and method of operating or controlling same |
KR100675297B1 (en) | 2005-12-19 | 2007-01-29 | 삼성전자주식회사 | Semiconductor memory device comprising capacitorless dynamic memory cells and layout method of the same |
US7542345B2 (en) | 2006-02-16 | 2009-06-02 | Innovative Silicon Isi Sa | Multi-bit memory cell having electrically floating body transistor, and method of programming and reading same |
US7492632B2 (en) * | 2006-04-07 | 2009-02-17 | Innovative Silicon Isi Sa | Memory array having a programmable word length, and method of operating same |
US7324387B1 (en) * | 2006-04-18 | 2008-01-29 | Maxim Integrated Products, Inc. | Low power high density random access memory flash cells and arrays |
US7542340B2 (en) * | 2006-07-11 | 2009-06-02 | Innovative Silicon Isi Sa | Integrated circuit including memory array having a segmented bit line architecture and method of controlling and/or operating same |
US7545694B2 (en) | 2006-08-16 | 2009-06-09 | Cypress Semiconductor Corporation | Sense amplifier with leakage testing and read debug capability |
KR100819552B1 (en) | 2006-10-30 | 2008-04-07 | 삼성전자주식회사 | Semiconductor memory device and operation method of the same |
US7619944B2 (en) * | 2007-01-05 | 2009-11-17 | Innovative Silicon Isi Sa | Method and apparatus for variable memory cell refresh |
US7388774B1 (en) * | 2007-10-16 | 2008-06-17 | Juhan Kim | SRAM including bottom gate transistor |
-
2007
- 2007-06-26 US US11/821,848 patent/US7542340B2/en active Active
- 2007-07-10 CN CN2007800197319A patent/CN101454839B/en active Active
- 2007-07-10 EP EP07810300A patent/EP2041752A4/en not_active Ceased
- 2007-07-10 WO PCT/US2007/015717 patent/WO2008008329A2/en active Application Filing
-
2009
- 2009-05-18 US US12/467,331 patent/US7969779B2/en active Active
-
2011
- 2011-06-22 US US13/166,291 patent/US8395937B2/en active Active
Non-Patent Citations (1)
Title |
---|
None |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20220085020A1 (en) * | 2019-01-15 | 2022-03-17 | Semiconductor Energy Laboratory Co., Ltd. | Memory device |
Also Published As
Publication number | Publication date |
---|---|
CN101454839B (en) | 2011-07-20 |
US20110249499A1 (en) | 2011-10-13 |
US8395937B2 (en) | 2013-03-12 |
CN101454839A (en) | 2009-06-10 |
EP2041752A2 (en) | 2009-04-01 |
US20090231898A1 (en) | 2009-09-17 |
EP2041752A4 (en) | 2009-08-12 |
WO2008008329A3 (en) | 2008-10-02 |
US7969779B2 (en) | 2011-06-28 |
US7542340B2 (en) | 2009-06-02 |
US20080013359A1 (en) | 2008-01-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8395937B2 (en) | Integrated circuit including memory array having a segmented bit line architecture and method of controlling and/or operating same | |
US11031069B2 (en) | Memory cell and memory cell array having an electrically floating body transistor, and methods of operating same | |
US7619944B2 (en) | Method and apparatus for variable memory cell refresh | |
US7492632B2 (en) | Memory array having a programmable word length, and method of operating same | |
US7542345B2 (en) | Multi-bit memory cell having electrically floating body transistor, and method of programming and reading same | |
US20070023833A1 (en) | Method for reading a memory cell having an electrically floating body transistor, and memory cell and array implementing same | |
US20060126374A1 (en) | Sense amplifier circuitry and architecture to write data into and/or read from memory cells | |
US20010003513A1 (en) | Methods to reduce the effects of leakage current for dynamic circuit elements | |
US7606098B2 (en) | Semiconductor memory array architecture with grouped memory cells, and method of controlling same | |
US20070153602A1 (en) | Nonvolatile semiconductor memory device | |
US9257155B2 (en) | Integrated circuit having voltage generation circuitry for memory cell array, and method of operating and/or controlling same | |
US7933142B2 (en) | Semiconductor memory cell and array using punch-through to program and read same | |
US6788565B2 (en) | Semiconductor memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200780019731.9 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 07810300 Country of ref document: EP Kind code of ref document: A2 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2007810300 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
NENP | Non-entry into the national phase |
Ref country code: RU |