WO2008017625A3 - Distributed autonomous power management in a memory system - Google Patents

Distributed autonomous power management in a memory system Download PDF

Info

Publication number
WO2008017625A3
WO2008017625A3 PCT/EP2007/057916 EP2007057916W WO2008017625A3 WO 2008017625 A3 WO2008017625 A3 WO 2008017625A3 EP 2007057916 W EP2007057916 W EP 2007057916W WO 2008017625 A3 WO2008017625 A3 WO 2008017625A3
Authority
WO
WIPO (PCT)
Prior art keywords
memory
power management
memory system
autonomous power
distributed autonomous
Prior art date
Application number
PCT/EP2007/057916
Other languages
French (fr)
Other versions
WO2008017625A2 (en
WO2008017625B1 (en
Inventor
Kevin Gower
Robert Tremaine
Original Assignee
Ibm
Ibm Uk
Kevin Gower
Robert Tremaine
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm, Ibm Uk, Kevin Gower, Robert Tremaine filed Critical Ibm
Priority to EP07788101A priority Critical patent/EP2052308A2/en
Publication of WO2008017625A2 publication Critical patent/WO2008017625A2/en
Publication of WO2008017625A3 publication Critical patent/WO2008017625A3/en
Publication of WO2008017625B1 publication Critical patent/WO2008017625B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/325—Power saving in peripheral device
    • G06F1/3275—Power saving in memory, e.g. RAM, cache
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16—Constructional details or arrangements
    • G06F1/20—Cooling means
    • G06F1/206—Cooling means comprising thermal management
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
    • G06F1/3215—Monitoring of peripheral devices
    • G06F1/3225—Monitoring of peripheral devices of memory devices
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Abstract

Systems and methods for providing distributed autonomous power management in a memory system. Embodiments include a memory system for storing and retrieving data for a processing system. The memory system includes a memory controller for receiving and responding to memory access requests, a memory bus in communication with the memory controller, a plurality of memory devices, and a control unit external to the memory controller. The memory devices are in communication with the memory controller via the memory bus, with one or more of the memory devices being associated with a group. The control unit autonomously manages power within and for the group of memory devices.
PCT/EP2007/057916 2006-08-09 2007-07-31 Distributed autonomous power management in a memory system WO2008017625A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP07788101A EP2052308A2 (en) 2006-08-09 2007-07-31 Distributed autonomous power management in a memory system

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/463,483 2006-08-09
US11/463,483 US7581073B2 (en) 2006-08-09 2006-08-09 Systems and methods for providing distributed autonomous power management in a memory system

Publications (3)

Publication Number Publication Date
WO2008017625A2 WO2008017625A2 (en) 2008-02-14
WO2008017625A3 true WO2008017625A3 (en) 2008-04-10
WO2008017625B1 WO2008017625B1 (en) 2008-05-29

Family

ID=38705012

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2007/057916 WO2008017625A2 (en) 2006-08-09 2007-07-31 Distributed autonomous power management in a memory system

Country Status (3)

Country Link
US (1) US7581073B2 (en)
EP (1) EP2052308A2 (en)
WO (1) WO2008017625A2 (en)

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7782805B1 (en) 2005-02-08 2010-08-24 Med Belhadj High speed packet interface and method
US7970990B2 (en) * 2006-09-22 2011-06-28 Oracle America, Inc. Memory module with optical interconnect that enables scalable high-bandwidth memory access
US9146600B2 (en) * 2006-10-11 2015-09-29 Texas Instruments Incorporated Array and peripheral power control decoded from circuitry and registers
US8122265B2 (en) * 2006-12-29 2012-02-21 Intel Corporation Power management using adaptive thermal throttling
US8266393B2 (en) * 2008-06-04 2012-09-11 Microsoft Corporation Coordination among multiple memory controllers
US20100077240A1 (en) * 2008-09-22 2010-03-25 Sun Microsystems, Inc. Methods and apparatuses for reducing power consumption of fully-buffered dual inline memory modules
JP5349945B2 (en) * 2008-12-25 2013-11-20 株式会社半導体エネルギー研究所 Semiconductor device
US8276010B2 (en) * 2009-02-12 2012-09-25 Cisco Technology, Inc. Network based system to control and monitor power consumption of networked elements
US8135972B2 (en) 2009-03-10 2012-03-13 Cortina Systems, Inc. Data interface power consumption control
CN101881994A (en) * 2009-05-06 2010-11-10 鸿富锦精密工业（深圳）有限公司 Energy-saving control system and control method
US8539129B2 (en) 2010-04-14 2013-09-17 Qualcomm Incorporated Bus arbitration techniques to reduce access latency
US9842068B2 (en) * 2010-04-14 2017-12-12 Qualcomm Incorporated Methods of bus arbitration for low power memory access
JP5670232B2 (en) 2010-04-16 2015-02-18 ルネサスエレクトロニクス株式会社 Data processor and data processing system
JP5932261B2 (en) * 2010-09-17 2016-06-08 キヤノン株式会社 Memory control device and memory control method
US9251882B2 (en) * 2011-09-16 2016-02-02 Avalanche Technology, Inc. Magnetic random access memory with dynamic random access memory (DRAM)-like interface
US9658780B2 (en) * 2011-09-16 2017-05-23 Avalanche Technology, Inc. Magnetic random access memory with dynamic random access memory (DRAM)-like interface
US9557800B2 (en) * 2012-08-31 2017-01-31 Micron Technology, Inc. Sequence power control
US9158679B2 (en) 2012-10-10 2015-10-13 Rambus Inc. Data buffer with a strobe-based primary interface and a strobe-less secondary interface
JP2014081688A (en) * 2012-10-12 2014-05-08 Canon Inc Information processing device and method of controlling the same; and program thereof and storage medium
US9389675B2 (en) * 2013-12-19 2016-07-12 International Business Machines Corporation Power management for in-memory computer systems
US9343116B2 (en) * 2014-05-28 2016-05-17 Micron Technology, Inc. Providing power availability information to memory
US9367442B2 (en) * 2014-07-12 2016-06-14 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Allocating memory usage based on voltage regulator efficiency
US9625983B2 (en) * 2014-07-21 2017-04-18 Oracle International Corporation Power throttle mechanism with temperature sensing and activity feedback
US9727114B2 (en) 2014-09-25 2017-08-08 Telefonaktiebolaget L M Ericsson (Publ) HW-controlled power domains with automatic power-on request
US10318210B2 (en) * 2015-01-22 2019-06-11 Sony Corporation Memory controller, storage device, information processing system, and method of controlling memory
US10353455B2 (en) 2017-07-27 2019-07-16 International Business Machines Corporation Power management in multi-channel 3D stacked DRAM
US10564692B2 (en) * 2018-03-27 2020-02-18 Windbond Electronics Corp. Memory device and power reduction method of the same memory device
KR20200122115A (en) * 2019-04-17 2020-10-27 에스케이하이닉스 주식회사 Data Processing System and Operating Method Thereof
US11295803B2 (en) * 2019-08-30 2022-04-05 Qualcomm Incorporated Memory with dynamic voltage scaling
KR20210113859A (en) * 2020-03-09 2021-09-17 에스케이하이닉스 주식회사 Data Processing System and Operating Method Thereof
US11656770B2 (en) * 2020-04-14 2023-05-23 Samsung Electronics Co., Ltd. Systems, methods, and apparatus for supporting multiple connectors on storage devices
US11720256B2 (en) * 2021-12-15 2023-08-08 Dell Products L.P. Maximizing power savings using IO monitoring

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010029566A1 (en) * 1999-12-30 2001-10-11 Shin Dong Woo Rambus DRAM
US20040260957A1 (en) * 2003-06-20 2004-12-23 Jeddeloh Joseph M. System and method for selective memory module power management
US20050125702A1 (en) * 2003-12-03 2005-06-09 International Business Machines Corporation Method and system for power management including device controller-based device use evaluation and power-state control
US20050125703A1 (en) * 2003-12-03 2005-06-09 International Business Machines Corporation Method and system for power management including local bounding of device group power consumption

Family Cites Families (133)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL220449A (en) * 1956-09-04
US3333253A (en) * 1965-02-01 1967-07-25 Ibm Serial-to-parallel and parallel-toserial buffer-converter using a core matrix
US3395400A (en) * 1966-04-26 1968-07-30 Bell Telephone Labor Inc Serial to parallel data converter
US4028675A (en) * 1973-05-14 1977-06-07 Hewlett-Packard Company Method and apparatus for refreshing semiconductor memories in multi-port and multi-module memory system
US3825904A (en) 1973-06-08 1974-07-23 Ibm Virtual memory system
US4135240A (en) * 1973-07-09 1979-01-16 Bell Telephone Laboratories, Incorporated Protection of data file contents
US4150428A (en) * 1974-11-18 1979-04-17 Northern Electric Company Limited Method for providing a substitute memory in a data processing system
US4472780A (en) * 1981-09-28 1984-09-18 The Boeing Company Fly-by-wire lateral control system
US4486826A (en) * 1981-10-01 1984-12-04 Stratus Computer, Inc. Computer peripheral control apparatus
US4475194A (en) 1982-03-30 1984-10-02 International Business Machines Corporation Dynamic replacement of defective memory words
US4641263A (en) * 1982-05-17 1987-02-03 Digital Associates Corporation Controller system or emulating local parallel minicomputer/printer interface and transferring serial data to remote line printer
US4486739A (en) 1982-06-30 1984-12-04 International Business Machines Corporation Byte oriented DC balanced (0,4) 8B/10B partitioned block transmission code
US4833605A (en) 1984-08-16 1989-05-23 Mitsubishi Denki Kabushiki Kaisha Cascaded information processing module having operation unit, parallel port, and serial port for concurrent data transfer and data processing
US4683555A (en) * 1985-01-22 1987-07-28 Texas Instruments Incorporated Serial accessed semiconductor memory with reconfigureable shift registers
US4740916A (en) 1985-12-19 1988-04-26 International Business Machines Corporation Reconfigurable contiguous address space memory system including serially connected variable capacity memory modules and a split address bus
US4723120A (en) 1986-01-14 1988-02-02 International Business Machines Corporation Method and apparatus for constructing and operating multipoint communication networks utilizing point-to point hardware and interfaces
EP0269812B1 (en) 1986-10-16 1991-02-06 Siemens Aktiengesellschaft Method and circuitry for supplying one of two clock signals to a clock line in dependence on the level of one of both clock signals
JPS63231550A (en) 1987-03-19 1988-09-27 Hitachi Ltd Multiple virtual space control system
US4803485A (en) * 1987-03-23 1989-02-07 Amp Incorporated Lan communication system and medium adapter for use therewith
US4943984A (en) 1988-06-24 1990-07-24 International Business Machines Corporation Data processing system parallel data bus having a single oscillator clocking apparatus
JP3038781B2 (en) * 1989-04-21 2000-05-08 日本電気株式会社 Memory access control circuit
US5053947A (en) 1989-09-29 1991-10-01 Allegro Microsystems, Inc. Extended multistation bus system and method
US5206946A (en) * 1989-10-27 1993-04-27 Sand Technology Systems Development, Inc. Apparatus using converters, multiplexer and two latches to convert SCSI data into serial data and vice versa
JP2724893B2 (en) * 1989-12-28 1998-03-09 三菱電機株式会社 Semiconductor integrated circuit device
IL96808A (en) 1990-04-18 1996-03-31 Rambus Inc Integrated circuit i/o using a high performance bus interface
US5517626A (en) * 1990-05-07 1996-05-14 S3, Incorporated Open high speed bus for microcomputer system
GB2246494B (en) * 1990-05-25 1994-08-31 Silicon Systems Inc Method and apparatus for serial communications
CA2045789A1 (en) 1990-06-29 1991-12-30 Richard Lee Sites Granularity hint for translation buffer in high performance processor
CA2045790A1 (en) 1990-06-29 1991-12-30 Richard Lee Sites Branch prediction in high-performance processor
US5357621A (en) * 1990-09-04 1994-10-18 Hewlett-Packard Company Serial architecture for memory module control
US5522064A (en) * 1990-10-01 1996-05-28 International Business Machines Corporation Data processing apparatus for dynamically setting timings in a dynamic memory system
US5287531A (en) 1990-10-31 1994-02-15 Compaq Computer Corp. Daisy-chained serial shift register for determining configuration of removable circuit boards in a computer system
US5214747A (en) 1990-12-24 1993-05-25 Eastman Kodak Company Segmented neural network with daisy chain control
JP2999845B2 (en) * 1991-04-25 2000-01-17 沖電気工業株式会社 Double speed control method for serial access memory
FR2683924B1 (en) * 1991-11-18 1997-01-03 Bull Sa INTEGRATED MEMORY, ITS MANAGEMENT METHOD AND RESULTING COMPUTER SYSTEM.
US5347270A (en) * 1991-12-27 1994-09-13 Mitsubishi Denki Kabushiki Kaisha Method of testing switches and switching circuit
US5387911A (en) 1992-02-21 1995-02-07 Gleichert; Marc C. Method and apparatus for transmitting and receiving both 8B/10B code and 10B/12B code in a switchable 8B/10B transmitter and receiver
US5715407A (en) 1992-03-06 1998-02-03 Rambus, Inc. Process and apparatus for collision detection on a parallel bus by monitoring a first line of the bus during even bus cycles for indications of overlapping packets
US5375127A (en) * 1992-03-25 1994-12-20 Ncr Corporation Method and apparatus for generating Reed-Soloman error correcting code across multiple word boundaries
US5265212A (en) * 1992-04-01 1993-11-23 Digital Equipment Corporation Sharing of bus access among multiple state machines with minimal wait time and prioritization of like cycle types
EP0567707A1 (en) * 1992-04-30 1993-11-03 International Business Machines Corporation Implementation of column redundancy in a cache memory architecture
US5270964A (en) * 1992-05-19 1993-12-14 Sun Microsystems, Inc. Single in-line memory module
WO1994003901A1 (en) 1992-08-10 1994-02-17 Monolithic System Technology, Inc. Fault-tolerant, high-speed bus system and bus interface for wafer-scale integration
US5594925A (en) * 1993-01-05 1997-01-14 Texas Instruments Incorporated Method and apparatus determining order and identity of subunits by inputting bit signals during first clock period and reading configuration signals during second clock period
US5544309A (en) * 1993-04-22 1996-08-06 International Business Machines Corporation Data processing system with modified planar for boundary scan diagnostics
DE69422678T2 (en) * 1993-10-12 2001-02-22 Matsushita Electric Ind Co Ltd Encryption system, encryption device and decryption device
US5845310A (en) * 1993-12-15 1998-12-01 Hewlett-Packard Co. System and methods for performing cache latency diagnostics in scalable parallel processing architectures including calculating CPU idle time and counting number of cache misses
US5822749A (en) 1994-07-12 1998-10-13 Sybase, Inc. Database system with methods for improving query performance with cache optimization strategies
JPH0887451A (en) * 1994-09-09 1996-04-02 Internatl Business Mach Corp <Ibm> Method for control of address conversion and address conversion manager
US5611055A (en) 1994-09-27 1997-03-11 Novalink Technologies Method and apparatus for implementing a PCMCIA auxiliary port connector for selectively communicating with peripheral devices
US5475690A (en) 1994-11-10 1995-12-12 Digital Equipment Corporation Delay compensated signal propagation
US6170047B1 (en) 1994-11-16 2001-01-02 Interactive Silicon, Inc. System and method for managing system memory and/or non-volatile memory using a memory controller with integrated compression and decompression capabilities
US6002411A (en) 1994-11-16 1999-12-14 Interactive Silicon, Inc. Integrated video and memory controller with data processing and graphical processing capabilities
US5513135A (en) * 1994-12-02 1996-04-30 International Business Machines Corporation Synchronous memory packaged in single/dual in-line memory module and method of fabrication
JP3467880B2 (en) * 1994-12-26 2003-11-17 ソニー株式会社 Clock signal generator
US5629685A (en) 1995-02-23 1997-05-13 International Business Machines Corporation Segmentable addressable modular communication network hubs
IN188196B (en) 1995-05-15 2002-08-31 Silicon Graphics Inc
US5546023A (en) * 1995-06-26 1996-08-13 Intel Corporation Daisy chained clock distribution scheme
US5852617A (en) * 1995-12-08 1998-12-22 Samsung Electronics Co., Ltd. Jtag testing of buses using plug-in cards with Jtag logic mounted thereon
US5754804A (en) * 1996-01-30 1998-05-19 International Business Machines Corporation Method and system for managing system bus communications in a data processing system
JPH09231130A (en) * 1996-02-26 1997-09-05 Mitsubishi Electric Corp Micro computer
US5764155A (en) 1996-04-03 1998-06-09 General Electric Company Dynamic data exchange server
JP3710198B2 (en) * 1996-04-18 2005-10-26 沖電気工業株式会社 STM-N signal error correction encoding / decoding method, STM-N signal error correction encoding circuit, and STM-N signal error correction decoding circuit
US5661677A (en) 1996-05-15 1997-08-26 Micron Electronics, Inc. Circuit and method for on-board programming of PRD Serial EEPROMS
US5917760A (en) * 1996-09-20 1999-06-29 Sldram, Inc. De-skewing data signals in a memory system
JPH10173122A (en) * 1996-12-06 1998-06-26 Mitsubishi Electric Corp Memory module
US5926838A (en) 1997-03-19 1999-07-20 Micron Electronics Interface for high speed memory
US6138213A (en) * 1997-06-27 2000-10-24 Advanced Micro Devices, Inc. Cache including a prefetch way for storing prefetch cache lines and configured to move a prefetched cache line to a non-prefetch way upon access to the prefetched cache line
US6292903B1 (en) 1997-07-09 2001-09-18 International Business Machines Corporation Smart memory interface
US6011732A (en) * 1997-08-20 2000-01-04 Micron Technology, Inc. Synchronous clock generator including a compound delay-locked loop
US6128746A (en) 1997-08-26 2000-10-03 International Business Machines Corporation Continuously powered mainstore for large memory subsystems
US6230236B1 (en) 1997-08-28 2001-05-08 Nortel Networks Corporation Content addressable memory system with cascaded memories and self timed signals
JP3445476B2 (en) 1997-10-02 2003-09-08 株式会社東芝 Semiconductor memory system
US6378018B1 (en) 1997-10-10 2002-04-23 Intel Corporation Memory device and system including a low power interface
US6085276A (en) * 1997-10-24 2000-07-04 Compaq Computers Corporation Multi-processor computer system having a data switch with simultaneous insertion buffers for eliminating arbitration interdependencies
US5917780A (en) * 1997-12-03 1999-06-29 Daniel Robbins Watch having a multiplicity of band attachment positions and wristband for use therewith
US6145028A (en) * 1997-12-11 2000-11-07 Ncr Corporation Enhanced multi-pathing to an array of storage devices
US6198304B1 (en) * 1998-02-23 2001-03-06 Xilinx, Inc. Programmable logic device
US6096091A (en) 1998-02-24 2000-08-01 Advanced Micro Devices, Inc. Dynamically reconfigurable logic networks interconnected by fall-through FIFOs for flexible pipeline processing in a system-on-a-chip
US6185718B1 (en) * 1998-02-27 2001-02-06 International Business Machines Corporation Memory card design with parity and ECC for non-parity and non-ECC systems
US5959914A (en) * 1998-03-27 1999-09-28 Lsi Logic Corporation Memory controller with error correction memory test application
US5870325A (en) * 1998-04-14 1999-02-09 Silicon Graphics, Inc. Memory system with multiple addressing and control busses
US6173382B1 (en) * 1998-04-28 2001-01-09 International Business Machines Corporation Dynamic configuration of memory module using modified presence detect data
US6003121A (en) * 1998-05-18 1999-12-14 Intel Corporation Single and multiple channel memory detection and sizing
DE69910900T2 (en) * 1998-06-08 2004-07-22 Texas Instruments Inc., Dallas Data processing for transmission of serial and parallel data
JPH11353228A (en) 1998-06-10 1999-12-24 Mitsubishi Electric Corp Memory module system
US6170059B1 (en) 1998-07-10 2001-01-02 International Business Machines Corporation Tracking memory modules within a computer system
US6260127B1 (en) * 1998-07-13 2001-07-10 Compaq Computer Corporation Method and apparatus for supporting heterogeneous memory in computer systems
JP4083302B2 (en) * 1998-08-12 2008-04-30 株式会社東芝 Video scrambling / descrambling device
US6587912B2 (en) * 1998-09-30 2003-07-01 Intel Corporation Method and apparatus for implementing multiple memory buses on a memory module
US5995405A (en) 1998-10-27 1999-11-30 Micron Technology, Inc. Memory module with flexible serial presence detect configuration
US6349390B1 (en) * 1999-01-04 2002-02-19 International Business Machines Corporation On-board scrubbing of soft errors memory module
US6233639B1 (en) * 1999-01-04 2001-05-15 International Business Machines Corporation Memory card utilizing two wire bus
JP3275867B2 (en) * 1999-01-26 2002-04-22 日本電気株式会社 Scan test circuit, semiconductor integrated circuit including scan test circuit, and semiconductor integrated circuit test board mounted with scan test circuit
US6357018B1 (en) * 1999-01-26 2002-03-12 Dell Usa, L.P. Method and apparatus for determining continuity and integrity of a RAMBUS channel in a computer system
US6115278A (en) * 1999-02-09 2000-09-05 Silicon Graphics, Inc. Memory system with switching for data isolation
US6341315B1 (en) * 1999-02-26 2002-01-22 Crossroads Systems, Inc. Streaming method and system for fiber channel network devices
US6460107B1 (en) * 1999-04-29 2002-10-01 Intel Corporation Integrated real-time performance monitoring facility
US6425044B1 (en) * 1999-07-13 2002-07-23 Micron Technology, Inc. Apparatus for providing fast memory decode using a bank conflict table
US6484271B1 (en) * 1999-09-16 2002-11-19 Koninklijke Philips Electronics N.V. Memory redundancy techniques
US6393512B1 (en) * 1999-09-27 2002-05-21 Ati International Srl Circuit and method for detecting bank conflicts in accessing adjacent banks
US6467013B1 (en) * 1999-09-30 2002-10-15 Intel Corporation Memory transceiver to couple an additional memory channel to an existing memory channel
US6262493B1 (en) * 1999-10-08 2001-07-17 Sun Microsystems, Inc. Providing standby power to field replaceable units for electronic systems
US6487627B1 (en) * 1999-12-22 2002-11-26 Intel Corporation Method and apparatus to manage digital bus traffic
US6609171B1 (en) * 1999-12-29 2003-08-19 Intel Corporation Quad pumped bus architecture and protocol
US6408398B1 (en) * 1999-12-29 2002-06-18 Intel Corporation Method and apparatus for detecting time domains on a communication channel
US6219288B1 (en) * 2000-03-03 2001-04-17 International Business Machines Corporation Memory having user programmable AC timings
JP4569913B2 (en) * 2000-03-10 2010-10-27 エルピーダメモリ株式会社 Memory module
US6622217B2 (en) * 2000-06-10 2003-09-16 Hewlett-Packard Development Company, L.P. Cache coherence protocol engine system and method for processing memory transaction in distinct address subsets during interleaved time periods in a multiprocessor system
US6446174B1 (en) * 2000-07-11 2002-09-03 Intel Corporation Computer system with dram bus
US6487102B1 (en) * 2000-09-18 2002-11-26 Intel Corporation Memory module having buffer for isolating stacked memory devices
US6317352B1 (en) 2000-09-18 2001-11-13 Intel Corporation Apparatus for implementing a buffered daisy chain connection between a memory controller and memory modules
US6625687B1 (en) * 2000-09-18 2003-09-23 Intel Corporation Memory module employing a junction circuit for point-to-point connection isolation, voltage translation, data synchronization, and multiplexing/demultiplexing
US7595659B2 (en) * 2000-10-09 2009-09-29 Pact Xpp Technologies Ag Logic cell array and bus system
US6611902B2 (en) * 2000-11-13 2003-08-26 Matsushita Electric Industrial Co., Ltd. Information processor and information processing method
US6285172B1 (en) * 2000-11-13 2001-09-04 Texas Instruments Incorporated Digital phase-locked loop circuit with reduced phase jitter frequency
US20020124201A1 (en) * 2001-03-01 2002-09-05 International Business Machines Corporation Method and system for log repair action handling on a logically partitioned multiprocessing system
US6625702B2 (en) * 2001-04-07 2003-09-23 Hewlett-Packard Development Company, L.P. Memory controller with support for memory modules comprised of non-homogeneous data width RAM devices
CA2447787A1 (en) * 2001-06-04 2002-12-12 Nct Group, Inc. A system and method for reducing the time to deliver information from a communications network to a user
US20030090879A1 (en) * 2001-06-14 2003-05-15 Doblar Drew G. Dual inline memory module
US6760817B2 (en) * 2001-06-21 2004-07-06 International Business Machines Corporation Method and system for prefetching utilizing memory initiated prefetch write operations
US7248585B2 (en) * 2001-10-22 2007-07-24 Sun Microsystems, Inc. Method and apparatus for a packet classifier
JP2004093462A (en) * 2002-09-02 2004-03-25 Oki Electric Ind Co Ltd Semiconductor integrated circuit and its testing method
US7234099B2 (en) * 2003-04-14 2007-06-19 International Business Machines Corporation High reliability memory module with a fault tolerant address and command bus
US7127629B2 (en) * 2003-06-03 2006-10-24 Intel Corporation Redriving a data signal responsive to either a sampling clock signal or stable clock signal dependent on a mode signal
KR100500454B1 (en) * 2003-07-28 2005-07-12 삼성전자주식회사 Memory module test system and memory module evaluation system
US7113418B2 (en) * 2003-11-04 2006-09-26 Hewlett-Packard Development Company, L.P. Memory systems and methods
US7114109B2 (en) * 2004-03-11 2006-09-26 International Business Machines Corporation Method and apparatus for customizing and monitoring multiple interfaces and implementing enhanced fault tolerance and isolation features
US7162567B2 (en) * 2004-05-14 2007-01-09 Micron Technology, Inc. Memory hub and method for memory sequencing
US7304905B2 (en) * 2004-05-24 2007-12-04 Intel Corporation Throttling memory in response to an internal temperature of a memory device
US7318130B2 (en) * 2004-06-29 2008-01-08 Intel Corporation System and method for thermal throttling of memory modules
US7319340B2 (en) * 2005-08-01 2008-01-15 Micron Technology, Inc. Integrated circuit load board and method having on-board test circuit
US7328381B2 (en) * 2005-08-01 2008-02-05 Micron Technology, Inc. Testing system and method for memory modules having a memory hub architecture

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010029566A1 (en) * 1999-12-30 2001-10-11 Shin Dong Woo Rambus DRAM
US20040260957A1 (en) * 2003-06-20 2004-12-23 Jeddeloh Joseph M. System and method for selective memory module power management
US20050125702A1 (en) * 2003-12-03 2005-06-09 International Business Machines Corporation Method and system for power management including device controller-based device use evaluation and power-state control
US20050125703A1 (en) * 2003-12-03 2005-06-09 International Business Machines Corporation Method and system for power management including local bounding of device group power consumption

Also Published As

Publication number Publication date
WO2008017625A2 (en) 2008-02-14
US20080040562A1 (en) 2008-02-14
US7581073B2 (en) 2009-08-25
WO2008017625B1 (en) 2008-05-29
EP2052308A2 (en) 2009-04-29

Similar Documents

Publication Publication Date Title
WO2008017625A3 (en) Distributed autonomous power management in a memory system
WO2012106085A3 (en) At least semi-autonomous modules in a memory system and methods
WO2011005763A3 (en) Data transfer management
WO2012129241A3 (en) Modular mass storage system
WO2009134561A3 (en) Multi-processor flash memory storage device and management system
WO2008107344A3 (en) Power management in a power-constrained processing system
WO2012021839A3 (en) Systems and methods for secure remote storage of data
JP2012515989A5 (en)
WO2006115594A3 (en) Systems and methods for providing distributed, decentralized data storage and retrieval
TW200739349A (en) Volatile storage device and serial connection type mixed storage device having the same
TW200741462A (en) Non-volatile memory sharing system for multiple processors and memory sharing method thereof
WO2006069126A3 (en) Method and apparatus to support multiple memory banks with a memory block
WO2007020406A3 (en) Display system, module and method
TW200708950A (en) Memory management method and system
EP1738267A4 (en) System and method for organizing data transfers with memory hub memory modules
WO2007045630A3 (en) Apparatus, system, and method for implementing protected partitions in storage media
WO2006073204A3 (en) Methods and apparatus for list transfers using dma transfers in a multi-processor system
WO2011084211A3 (en) Device, system and method of simultaneously communicating with a group of wireless communication units
WO2008002693A3 (en) Controlling computer storage systems
WO2012121482A3 (en) Data encryption processing device and method of a cloud storage system
WO2012091323A3 (en) Power management system and power distributor applied to same
WO2008076760A3 (en) Distributed authentication, authorization and accounting
WO2010127973A3 (en) Method of a full coverage low power mode for storage systems storing replicated data items
WO2012088296A3 (en) System and method for data collection and exchange with protected memory devices
WO2011011157A3 (en) Application selection of memory request scheduling

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07788101

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2007788101

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: RU