WO2008025588A1 - Semiconductor structure with enhanced performance using a simplified dual stress liner configuration - Google Patents
Semiconductor structure with enhanced performance using a simplified dual stress liner configuration Download PDFInfo
- Publication number
- WO2008025588A1 WO2008025588A1 PCT/EP2007/056881 EP2007056881W WO2008025588A1 WO 2008025588 A1 WO2008025588 A1 WO 2008025588A1 EP 2007056881 W EP2007056881 W EP 2007056881W WO 2008025588 A1 WO2008025588 A1 WO 2008025588A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- stress liner
- liner
- stress
- semiconductor structure
- field effect
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 83
- 230000009977 dual effect Effects 0.000 title abstract description 14
- 239000000463 material Substances 0.000 claims description 55
- 239000000758 substrate Substances 0.000 claims description 47
- 230000005669 field effect Effects 0.000 claims description 34
- 238000000034 method Methods 0.000 claims description 30
- 150000004767 nitrides Chemical class 0.000 claims description 24
- 229910052751 metal Inorganic materials 0.000 claims description 19
- 239000002184 metal Substances 0.000 claims description 19
- 125000006850 spacer group Chemical group 0.000 claims description 14
- 239000013078 crystal Substances 0.000 claims description 13
- 238000002955 isolation Methods 0.000 claims description 13
- 238000005229 chemical vapour deposition Methods 0.000 claims description 11
- 206010010144 Completed suicide Diseases 0.000 claims description 10
- 238000000137 annealing Methods 0.000 claims description 6
- 239000012212 insulator Substances 0.000 claims description 5
- 229910052759 nickel Inorganic materials 0.000 claims description 5
- 229910052697 platinum Inorganic materials 0.000 claims description 5
- 229910045601 alloy Inorganic materials 0.000 claims description 4
- 239000000956 alloy Substances 0.000 claims description 4
- 230000001939 inductive effect Effects 0.000 claims description 4
- 229910052763 palladium Inorganic materials 0.000 claims description 4
- 229910052715 tantalum Inorganic materials 0.000 claims description 4
- 229910052719 titanium Inorganic materials 0.000 claims description 4
- 229910052721 tungsten Inorganic materials 0.000 claims description 4
- 238000006243 chemical reaction Methods 0.000 claims description 3
- 238000000059 patterning Methods 0.000 claims 1
- 241000027294 Fusi Species 0.000 abstract 5
- 239000003989 dielectric material Substances 0.000 description 9
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 9
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 7
- 238000005137 deposition process Methods 0.000 description 7
- 238000000151 deposition Methods 0.000 description 6
- 230000008021 deposition Effects 0.000 description 6
- 238000005530 etching Methods 0.000 description 6
- 239000007943 implant Substances 0.000 description 5
- 239000011810 insulating material Substances 0.000 description 5
- 238000001289 rapid thermal chemical vapour deposition Methods 0.000 description 5
- 239000002019 doping agent Substances 0.000 description 4
- 150000002500 ions Chemical class 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 229910044991 metal oxide Inorganic materials 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- 239000002243 precursor Substances 0.000 description 3
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 2
- 229910003811 SiGeC Inorganic materials 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 238000000224 chemical solution deposition Methods 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 238000001704 evaporation Methods 0.000 description 2
- 230000008020 evaporation Effects 0.000 description 2
- 125000001475 halogen functional group Chemical group 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 230000037230 mobility Effects 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- VHUUQVKOLVNVRT-UHFFFAOYSA-N Ammonium hydroxide Chemical compound [NH4+].[OH-] VHUUQVKOLVNVRT-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910000673 Indium arsenide Inorganic materials 0.000 description 1
- -1 SiaNzt Chemical class 0.000 description 1
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 229910021529 ammonia Inorganic materials 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 229910001423 beryllium ion Inorganic materials 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910003465 moissanite Inorganic materials 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 239000005368 silicate glass Substances 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 230000002459 sustained effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28097—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being a metallic silicide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
- H01L29/045—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4966—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2
- H01L29/4975—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2 being a silicide layer, e.g. TiSi2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7843—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being an applied insulating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823878—Complementary field-effect transistors, e.g. CMOS isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4908—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
Definitions
- the present invention relates to a semiconductor structure and a method of fabricating the same. More particularly, the present invention relates to a complementary metal oxide semiconductor (CMOS) structure including an n-type field effect transistor (nFET) having a fully suicided gate electrode in which an improved dual stress liner configuration is employed to incorporate mechanical stress into the device channel of the nFET.
- CMOS complementary metal oxide semiconductor
- nFET n-type field effect transistor
- MOSFETs silicon metal oxide semiconductor field effect transistors
- the application of stress changes the lattice dimensions of the semiconductor substrate.
- the electronic band structure of the material is changed as well.
- the change may only be slight in intrinsic semiconductors resulting in only a small change in resistance, but when the semiconducting material is doped, i.e., n-type, and partially ionized, a very small change in the energy bands can cause a large percentage change in the energy difference between the impurity levels and the band edge. This results in changes in carrier transport properties, which can be dramatic in certain cases.
- the application of physical stress tensile or compressive
- Compressive strain along the device channel increases drive current in p-type field effect transistors (pFETs) and decreases drive current in n-type field effect transistors (nFETs).
- pFETs p-type field effect transistors
- nFETs n-type field effect transistors
- Tensile strain along the device channel increases drive current in nFETs and decreases drive current in pFETs.
- Stress can be introduced into a single crystal oriented substrate by several methods including, for example, forming a stress liner on top of the substrate and around the gate region.
- the stress liner can be under tensile stress (preferred for nFETs) or compressive stress (preferred for pFETs).
- dual stress liner technology is typically used in which a first stress liner under tensile stress is formed around each nFET, while a second stress liner under compressive stress is formed around each pFET.
- CMOS structures particularly those including nFETs having fully suicided gate electrodes.
- the present invention provides a semiconductor structure including an nFET having a fully suicided gate electrode wherein a new dual stress liner configuration is used to enhance the stress in the channel region that lies beneath the gate electrode of the nFET.
- the new dual stress liner configuration includes a first stress liner that has an upper surface that is substantially planar with an upper surface of the fully suicided gate electrode of the nFET.
- the first stress liner is not present atop the nFET. Instead, the first stress liner of the present invention partially wraps around, i.e., partially surrounds the sides of, the nFET with the fully suicided gate electrode.
- a second stress liner of an opposite stress type as that of the first stress liner is located on the upper surface of the first stress liner as well as atop the nFET that contains the fully suicided gate electrode.
- the semiconductor structure of the present invention comprises: at least one n-type field effect transistor (nFET) located on a surface of a semiconductor structure, said at least one nFET including a material stack comprising a fully suicided gate electrode overlying a gate dielectric, and at least one spacer located on vertical sidewalls of said material stack; a first stress liner located on said semiconductor substrate and partially wrapping around said at least one nFET, said first stress liner having an upper surface that is substantially planar with an upper surface of said fully suicided gate electrode of said nFET; and a second stress liner of an opposite stress type as that of the first stress liner located on said upper surface of said first stress liner and atop the at least one nFET.
- nFET n-type field effect transistor
- the first stress liner is a tensile stress liner and the second stress liner is a compressive stress liner.
- the first and second stress liners are both comprised of nitrides.
- at least one pFET is also present on the surface of the semiconductor substrate.
- the first stress liner is also a tensile stress liner and the second stress liner is also a compressive stress liner.
- the tensile stress liner is not present on the pFET.
- the semiconductor structure includes: at least one n-type field effect transistor and at least one p-type field effect transistor located on a surface of a semiconductor structure, said at least one n-type field effect transistor including a material stack formed by a fully suicided gate electrode overlying a gate dielectric, and at least one spacer located on vertical sidewalls of said material stack; a tensile stress liner located on a portion of said semiconductor substrate including said at least one n-type field effect transistor, said tensile stress liner partially wraps around said at least one n-type field effect transistor and has an upper surface that is substantially planar with an upper surface of said fully suicided gate electrode; and a compressive stress liner located on said upper surface of said first stress liner and atop the at least one n-type field effect transistor, said compressive liner completely surrounds said at least one p-type field effect transistor.
- the present invention also provides a method of fabricating the same.
- the method of the present invention includes: providing at least one n-type field effect transistor (nFET) on a surface of a semiconductor structure, said at least one nFET including a material stack forming a fully suicided gate electrode overlying a gate dielectric, and at least one spacer located on vertical sidewalls of said material stack; forming a first stress liner on said semiconductor substrate, wherein said first stress liner partially wraps around said at least one nFET and has an upper surface that is substantially planar with an upper surface of said fully suicided gate electrode; and forming a second stress liner of an opposite type as that of the first stress liner on said upper surface of said first stress liner and atop the at least one nFET.
- nFET n-type field effect transistor
- FIGS. IA- IG are pictorial representations (through cross sectional views) illustrating the basic processing flow of the present invention.
- the present invention which provides a semiconductor structure including an nFET having a fully suicided gate electrode wherein a new dual stress liner configuration is used to enhance the stress in the channel region that lies beneath the gate electrode as well as a method of fabricating such a structure, will now be described in greater detail by referring to the following discussion and drawings that accompany the present application. It is noted that the drawings of the present application are provided for illustrative purposes and, as such, the drawings are not drawn to scale.
- the present invention provides a semiconductor structure including an nFET having a fully suicided gate electrode wherein a new dual stress liner configuration is used to enhance the stress in the channel region that lies beneath the gate electrode of the nFET.
- the present invention also provides a method of fabricating such a semiconductor structure.
- the new dual stress liner configuration includes a first stress liner that has an upper surface that is substantially planar with an upper surface of a fully suicided gate electrode of the nFET.
- the first stress liner is not present atop the nFET including the fully suicided gate electrode.
- the first stress liner of the present invention partially wraps around, i.e., partially surrounds the sides of, the nFET with the fully suicided gate electrode.
- a second stress liner having an opposite polarity (i.e., of an opposite stress type) as that of the first stress liner is located on the upper surface of the first stress liner as well as atop the nFET that contains the fully suicided gate electrode.
- FIG. IA illustrates an initial structure 10 that is employed in the present invention.
- the initial structure 10 includes a semiconductor substrate 12 having isolation regions 14 located therein.
- the structure includes at least one nFET region 100 and at least one pFET region 102 that are separated in part by a trench isolation region 14.
- the semiconductor substrate 12 includes any semiconductor material including, for example, Si, SiC, SiGeC, Ge, SiGe, Ga, GaAs, InAs, InP as well as other III/V or II/VI compound semiconductors. Layered semiconductors such as, for example, Si/SiGe and semiconductor-on-insulators (SOIs) as well as bulk semiconductor substrates are also contemplated herein.
- FIG. IA illustrates an embodiment in which an SOI substrate is employed.
- the semiconductor substrate 12 is a Si-containing semiconductor such as, for example, Si, SiC, SiGe, SiGeC, or a silicon-on-insulator.
- the substrate 12 may be unstrained, strained or include regions of strain and unstrain therein.
- the substrate 12 may be intrinsic or it may be doped with, for example, but not limited to: B, As or P.
- those substrates include a top semiconductor layer 12C and a bottom semiconductor layer 12A that are separated at least in part by a buried insulating layer 12B.
- the buried insulating layer 12B includes, for example, a crystalline or non-crystalline oxide, nitride or any combination thereof.
- the buried insulating layer 12B is an oxide.
- the buried insulating layer 12B is formed during initial stages of a layer transfer process or during an ion implantation and annealing process, such as, for example, SIMOX (separation by ion implantation of oxygen).
- the substrate 12 may have a single crystal orientation or alternatively hybrid semiconductor substrates having surface regions of different crystal orientations can also be employed.
- the hybrid substrate allows for fabricating a FET upon a specific crystal orientation that enhances the performance of each FET formed.
- the hybrid substrate allows for providing a structure in which a pFET can be formed on a (110) crystal orientation, while the nFET can be formed on a (100) crystal orientation.
- a hybrid substrate may have
- At least one isolation region 14 is formed into the substrate 12.
- the at least one isolation region 14 may include a trench isolation region, a field oxide isolation region or combinations thereof.
- the at least one isolation region 14 is formed utilizing processing techniques well known to those skilled in the art.
- the depth of the at least one isolation region 14 that is formed into the semiconductor substrate 12 may vary depending on the process employed.
- FIG. IA shows an embodiment in which the isolation regions 14 are trench isolation regions whose depths extend to the upper surface of the buried insulating layer 12B. Although such an embodiment is shown, the present invention is not limited thereto.
- FIG. IB shows a structure after further processing steps are performed in which at least one n-type field effect transistor (nFET) 22 is formed on an active surface of the semiconductor substrate 12 in the at least one nFET region 100 and at least one pFET 25 is formed on an active surface of the semiconductor substrate 12 in the at least one pFET region 102.
- the at least one nFET 22 includes a material stack comprising at least a fully suicided gate electrode 18 overlying a gate dielectric 16
- the at least one pFET 25 includes a material stack comprising at least fully suicided gate electrode 18 ' and a gate dielectric 16'.
- the nFETs and pFETs also include at least one spacer 20 that is located on vertical sidewalls of the material stack.
- Source/drain regions 27 (doped appropriately for nFETs) and 27' (doped appropriately for pFETs) are also shown in the active layer, i.e., top
- the gate dielectrics 16 and 16' comprise any insulating material including, for example, an oxide, nitride, oxynitride, high k material (i.e., a dielectric material having a dielectric constant that is greater than silicon dioxide) or any combination thereof including multilayers.
- the gate dielectrics 16 and 16' may comprise the same, or different insulating material.
- the gate dielectrics 16 and 16' are both comprised of an oxide such as, for example, SiC>2.
- the gate dielectrics 16 and 16' are formed utilizing a conventional deposition process including, for example, chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), atomic layer deposition (ALD), evaporation and chemical solution deposition.
- CVD chemical vapor deposition
- PECVD plasma enhanced chemical vapor deposition
- ALD atomic layer deposition
- evaporation and chemical solution deposition evaporation and chemical solution deposition.
- the gate dielectrics 16 and 16' can be formed by a thermal process such as, for example, oxidation, nitridation and/or oxynitridation.
- a combination of the aforementioned techniques can be employed.
- the thickness of the gate dielectrics 16 and 16' may vary depending on the chemical nature of the insulating material, the number of insulating materials present, and the technique that was used to form the same. Typically, the gate dielectrics 16 and 16' each has a thickness from about 0.5 to about 10 nm, with a thickness from about 1.0 to about 1.5 nm being even more typical.
- the fully suicided gate electrodes 18 and 18 ' are comprised of a same or different suicide comprising a metal that is capable of reacting with a Si-containing material to form a metal suicide.
- metals include, but are not limited to, Ti, Ta, W, Co, Ni, Pt, Pd and alloys thereof. In one performed embodiment, the metal is Co, Ni or Pt.
- the fully suicided gate electrodes 18 and 18 ' are formed utilizing a conventional suicide process in which a Si-containing material such as polySi, SiGe or multilayers thereof is formed atop the gate dielectric.
- a multilayer stack comprises a bottom layer of polySi and a top layer of SiGe is employed.
- the Si-containing material is first formed by a conventional deposition process including for example, CVD, PECVD, evaporation and chemical solution deposition. Dopant ions may then be implanted into the Si-containing material. In one embodiment, the dopant ions can be introduced into the Si-containing material by an in-situ deposition process. It is noted that block masks can be used to selectively dope the Si-containing material for the nFET and the pFET, and after doping the block masks are stripped utilizing a conventional stripping process.
- the lithographic step includes applying a photoresist to the exposed surface of the Si-containing material, exposing the photoresist to a pattern of radiation and developing the exposed photoresist utilizing a conventional developer solution.
- the etching step includes a chemical etching process, a dry etching process or combinations thereof.
- a dry etching process such as, for example, reactive ion etching (RIE), is employed.
- a spacer is formed on vertical sidewalls of each of the gate regions.
- the spacer is comprised of a conventional insulating material including an oxide, nitride, or oxynitride. Multilayers of such materials are also contemplated. Typically, oxide spacers are employed.
- the spacer is formed by a conventional deposition process and etching.
- An etching process that selectively removes a least a portion of the Si-containing material from the gate regions is then performed.
- the Si-containing material includes a stack of SiGe and polySi
- the SiGe is selectively removed utilizing NH 4 OH or HF.
- dopant ions can be ion implanted into the remaining portions of the Si-containing material to modulate the workfunction of the gate electrode to be subsequently formed.
- a conventional activation anneal is then performed at a temperature of about 800 0 C or greater to active the dopant ions.
- one of the above-mentioned metals is then formed over the structure utilizing a conventional deposition process such as, for example, CVD, PECVD, sputtering, plating and metalorgano deposition.
- the thickness of the metal deposited may vary so long as the thickness is sufficient to form a fully suicided gate electrode.
- the metal deposited has a thickness from about 3 to about 20 nm, with a thickness from about 7 to about 12 nm being even more typical.
- Annealing is then performed to cause reaction between the Si-containing material and the metal forming a metal suicide.
- a single anneal step can be used or two annealing steps can be used.
- the annealing temperature of the first anneal and second anneal may vary depending on the type of metal used in forming the suicide.
- any unreacted metal can be removed utilizing a conventional stripping process.
- the fully suicide gate electrodes 18 and 18 ' so formed each has a vertical height from about 10 to about 50 nm, with a vertical height from about 25 to about 35 nm being even more typical.
- the spacer 20 employed above is then etched such that it does not extend above the upper surface of the fully suicided gate electrode 18.
- extension implants, source/drain implants and halo implants may be performed to form extension regions, source/drain regions and halo implant regions within the active region of semiconductor substrate 12.
- these implant regions are labeled as 27 for nFET 22 and 27' for pFET 25 in FIG. IB.
- the region of the semiconductor substrate beneath the gate electrode that is laterally confined by the source/drain regions is the channel region of the device. Block masks can be used during the doping of the FETs of different conductivity type.
- a first stress liner 24 (e.g., a tensile stress liner) is formed on the structure including atop the at least one nFET 22. It is noted that at this point of the present invention, the first stress liner 24 completely surrounds the at least one nFET 22. Note that the first stress liner 24 is not present on the at least one pFET 25.
- the first stress liner 24 (i.e., tensile stress liner) is comprised of any stress inducing material such as, for example, a nitride or a high-density plasma oxide, or a combination thereof.
- the first stress liner 24 can be formed by various chemical vapor deposition (CVD) processes such as low pressure CVD (LPCVD), plasma enhanced CVD (PECVD), rapid thermal CVD
- LPCVD low pressure CVD
- PECVD plasma enhanced CVD
- RTCVD RTCVD
- BTBAS-based CVD C 8 H 22 N 2 Si reacted with ammonia
- the first stress liner 24 comprises a nitride, such as SiaNzt, wherein the process conditions of the deposition process are selected to provide an intrinsic tensile stress within the deposited layer.
- a nitride such as SiaNzt
- PECVD plasma enhanced chemical vapor deposition
- the stress state (tensile or compressive) of the nitride stress liners deposited by PECVD can be controlled by changing the deposition conditions to alter the reaction rate within the deposition chamber. More specifically, the stress state of the deposited nitride stress liner may be set by changing the deposition conditions such as: SiH 4 /N2/He gas flow rate, pressure, RF power, and electrode gap.
- rapid thermal chemical vapor deposition can provide nitride tensile stress liners having an internal tensile stress.
- the magnitude of the internal tensile stress produced within the nitride tensile stress liner deposited by RTCVD can be controlled by changing the deposition conditions. More specifically, the magnitude of the tensile stress within the nitride stress liner may be set by changing deposition conditions such as: precursor composition, precursor flow rate and temperature.
- the first stress liner 24, which is under tensile stress, is selectively removed from the pFET 25 by first utilizing a block mask to protect the region of the structure including nFETs, and then a conventional stripping process is employed.
- planarizing material 30 such as, for example, an antirefiective coating (ARC), or silicate glass is deposited utilizing a conventional deposition process such as spin-on coating and then planarized to provide the structure shown in FIG. ID.
- ARC antirefiective coating
- silicate glass is deposited utilizing a conventional deposition process such as spin-on coating and then planarized to provide the structure shown in FIG. ID.
- the planarized material is removed from atop the first stress 24 that is located above the fully suicided gate electrode 18 of the at least one nFET.
- the exposed portion of the first stress liner 24 is then removed utilizing an etching process that is selective towards the material of the first stress liner material 24 providing an opening 32 above the fully suicided gate electrode 18 of the at least one pFET 22.
- the resultant structure including opening 32 is shown, for example, in FIG. IE.
- the first stress liner 24 is a nitride
- a self-aligned nitride etch can be used to remove the exposed portion of the first stress liner 24.
- the planarizing material 30 is removed providing the structure shown in FIG. IF. As is shown in FIG. IF, the remaining first stress liner 24 is located on the semiconductor substrate 12 and it partially wraps around the at least one nFET 22 including the fully suicided gate electrode 18. In addition, the first stress liner 24 has an upper surface that is substantially planar with an upper surface of the fully suicided gate electrode 18 of the at least one nFET 22.
- FIG. IG shows a structure after forming a second stress liner 26 of an opposite type (i.e., compressive stress liner) as the first stress liner 24 on the upper surface of the first stress liner 24 as well as the at least one nFET 22; note that the second stress liner 26 completely surrounds the at least one pFET 25. As shown, a small amount of the second stress liner 26' is located atop the gate electrode 18' of the at least one pFET 25.
- the second stress liner 26 is comprised of the same or different stress inducing material as the first stress liner 24 and it is formed utilizing a conventional process that is well known to those skilled in the art which are quite similar to those mentioned above.
- the second stress liner 26 is a high-density plasma nitride
- the structure shown in FIG. IG has a measured stress value of about 210 MPa or greater and after formation of the second stress liner 26 on the structure, the stress in the channel region does not change very significantly.
- the measured channel stress value for the structure shown in FIG. IG is about 205 MPa or greater. It is again noted that the foregoing values are exemplary values and in no way limit the scope of the present invention.
Abstract
Description
Claims
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009525999A JP4558841B2 (en) | 2006-08-31 | 2007-07-06 | Semiconductor structure with improved performance using a simplified dual stress liner configuration |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/468,958 | 2006-08-31 | ||
US11/468,958 US7675118B2 (en) | 2006-08-31 | 2006-08-31 | Semiconductor structure with enhanced performance using a simplified dual stress liner configuration |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2008025588A1 true WO2008025588A1 (en) | 2008-03-06 |
Family
ID=38535491
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP2007/056881 WO2008025588A1 (en) | 2006-08-31 | 2007-07-06 | Semiconductor structure with enhanced performance using a simplified dual stress liner configuration |
Country Status (5)
Country | Link |
---|---|
US (1) | US7675118B2 (en) |
JP (1) | JP4558841B2 (en) |
KR (1) | KR101071787B1 (en) |
CN (1) | CN101512771A (en) |
WO (1) | WO2008025588A1 (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101007242B1 (en) * | 2007-02-22 | 2011-01-13 | 후지쯔 세미컨덕터 가부시키가이샤 | Semiconductor device and process for producing the same |
JP5299268B2 (en) * | 2007-03-30 | 2013-09-25 | 富士通セミコンダクター株式会社 | Semiconductor integrated circuit device and manufacturing method thereof |
CN102412203A (en) * | 2011-05-13 | 2012-04-11 | 上海华力微电子有限公司 | Method for improving stress memorization technical effect of semiconductor device |
US9023696B2 (en) | 2011-05-26 | 2015-05-05 | Globalfoundries Inc. | Method of forming contacts for devices with multiple stress liners |
CN103094108B (en) * | 2011-10-29 | 2015-12-02 | 中芯国际集成电路制造(上海)有限公司 | The manufacture method of semiconductor device |
US10056382B2 (en) | 2016-10-19 | 2018-08-21 | International Business Machines Corporation | Modulating transistor performance |
US11721722B2 (en) | 2021-08-27 | 2023-08-08 | Globalfoundries U.S. Inc. | Bipolar junction transistors including a stress liner |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2006049834A1 (en) * | 2004-10-29 | 2006-05-11 | Advanced Micro Devices, Inc. | A semiconductor device including semiconductor regions having differently strained channel regions and a method of manufacturing the same |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003060076A (en) * | 2001-08-21 | 2003-02-28 | Nec Corp | Semiconductor device and manufacturing method therefor |
FR2846789B1 (en) * | 2002-11-05 | 2005-06-24 | St Microelectronics Sa | MOS TRANSISTOR SEMICONDUCTOR DEVICE WITH ENGRAVED STOP LAYER HAVING IMPROVED RESIDUAL STRESS AND METHOD OF MANUFACTURING SUCH SEMICONDUCTOR DEVICE |
JP4557508B2 (en) * | 2003-06-16 | 2010-10-06 | パナソニック株式会社 | Semiconductor device |
US6905922B2 (en) * | 2003-10-03 | 2005-06-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Dual fully-silicided gate MOSFETs |
US7190033B2 (en) * | 2004-04-15 | 2007-03-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | CMOS device and method of manufacture |
US7314836B2 (en) * | 2004-06-30 | 2008-01-01 | Intel Corporation | Enhanced nitride layers for metal oxide semiconductors |
JP4444027B2 (en) * | 2004-07-08 | 2010-03-31 | 富士通マイクロエレクトロニクス株式会社 | N-channel MOS transistor and CMOS integrated circuit device |
US7824811B2 (en) | 2004-07-13 | 2010-11-02 | Honda Motor Co., Ltd. | Fuel cell discharge-gas processing device |
JP2006059980A (en) * | 2004-08-19 | 2006-03-02 | Renesas Technology Corp | Semiconductor device and manufacturing method therefor |
DE102004052617B4 (en) * | 2004-10-29 | 2010-08-05 | Advanced Micro Devices, Inc., Sunnyvale | A method of manufacturing a semiconductor device and semiconductor device having semiconductor regions having differently deformed channel regions |
US7645687B2 (en) * | 2005-01-20 | 2010-01-12 | Chartered Semiconductor Manufacturing, Ltd. | Method to fabricate variable work function gates for FUSI devices |
US7649230B2 (en) * | 2005-06-17 | 2010-01-19 | The Regents Of The University Of California | Complementary field-effect transistors having enhanced performance with a single capping layer |
US20070108526A1 (en) * | 2005-11-14 | 2007-05-17 | Toshiba America Electronic Components, Inc. | Strained silicon CMOS devices |
JP2007141903A (en) * | 2005-11-15 | 2007-06-07 | Renesas Technology Corp | Semiconductor device and its manufacturing method |
JP4765598B2 (en) * | 2005-12-08 | 2011-09-07 | ソニー株式会社 | Manufacturing method of semiconductor device |
US7439120B2 (en) * | 2006-08-11 | 2008-10-21 | Advanced Micro Devices, Inc. | Method for fabricating stress enhanced MOS circuits |
JP5268084B2 (en) * | 2006-12-22 | 2013-08-21 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
US8154107B2 (en) * | 2007-02-07 | 2012-04-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and a method of fabricating the device |
-
2006
- 2006-08-31 US US11/468,958 patent/US7675118B2/en not_active Expired - Fee Related
-
2007
- 2007-07-06 WO PCT/EP2007/056881 patent/WO2008025588A1/en active Application Filing
- 2007-07-06 JP JP2009525999A patent/JP4558841B2/en not_active Expired - Fee Related
- 2007-07-06 CN CNA2007800325660A patent/CN101512771A/en active Pending
- 2007-07-06 KR KR1020097002323A patent/KR101071787B1/en not_active IP Right Cessation
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2006049834A1 (en) * | 2004-10-29 | 2006-05-11 | Advanced Micro Devices, Inc. | A semiconductor device including semiconductor regions having differently strained channel regions and a method of manufacturing the same |
Non-Patent Citations (2)
Title |
---|
C.T. LIN, C.H. HSU, L.W. CHEN, T.F. CHEN, C.R. HSU, C.H. LIN, SINCLAIR CHIANG, D. C. CHO, C. T. TSAI, G.H. MA: "Novel FUSI Strained Engeneering for 45-nm Node CMOS Performance Enhancement", SYMPOSIUM ON VLSI TECHNOLOGY, 13-15.06.2006, 2 October 2006 (2006-10-02), IEEE, XP008084655 * |
SHERAW C D ET AL: "DUAL STRESS LINER ENHANCEMENT IN HYBRID ORIENTATION TECHNOLOGY", VLSI TECHNOLOGY, 2005. DIGEST OF TECHNICAL PAPERS. 2005 SYMPOSIUM ON KYOTO, JAPAN JUNE 14-16, 2005, PISCATAWAY, NJ, USA,IEEE, 14 June 2005 (2005-06-14), pages 12 - 13, XP001240723, ISBN: 4-900784-00-1 * |
Also Published As
Publication number | Publication date |
---|---|
CN101512771A (en) | 2009-08-19 |
KR20090046822A (en) | 2009-05-11 |
US7675118B2 (en) | 2010-03-09 |
KR101071787B1 (en) | 2011-10-11 |
US20080054357A1 (en) | 2008-03-06 |
JP2010502025A (en) | 2010-01-21 |
JP4558841B2 (en) | 2010-10-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9647111B2 (en) | Advanced forming method and structure of local mechanical strained transistor | |
EP1949435B1 (en) | Structure and method to increase strain enhancement with spacerless fet and dual liner process | |
EP1929537B1 (en) | High performance mosfet comprising a stressed gate metal silicide layer and method of fabricating the same | |
US7002209B2 (en) | MOSFET structure with high mechanical stress in the channel | |
US7858421B2 (en) | Method of forming metal-oxide-semiconductor transistor | |
US7494884B2 (en) | SiGe selective growth without a hard mask | |
US7615454B2 (en) | Embedded stressed nitride liners for CMOS performance improvement | |
US6882025B2 (en) | Strained-channel transistor and methods of manufacture | |
US7504336B2 (en) | Methods for forming CMOS devices with intrinsically stressed metal silicide layers | |
US20070018252A1 (en) | Semiconductor device containing high performance p-mosfet and/or n-mosfet and method of fabricating the same | |
US7763510B1 (en) | Method for PFET enhancement | |
KR101600553B1 (en) | Methods for fabricating mos devices having epitaxially grown stress-inducing source and drain regions | |
US20080179636A1 (en) | N-fets with tensilely strained semiconductor channels, and method for fabricating same using buried pseudomorphic layers | |
US7675118B2 (en) | Semiconductor structure with enhanced performance using a simplified dual stress liner configuration | |
US7585773B2 (en) | Non-conformal stress liner for enhanced MOSFET performance | |
US20070090462A1 (en) | Silicided regions for NMOS and PMOS devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200780032566.0 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 07787164 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020097002323 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2009525999 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
NENP | Non-entry into the national phase |
Ref country code: RU |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 07787164 Country of ref document: EP Kind code of ref document: A1 |