WO2008039706A3 - Generalized constraint collection management method - Google Patents

Generalized constraint collection management method Download PDF

Info

Publication number
WO2008039706A3
WO2008039706A3 PCT/US2007/079223 US2007079223W WO2008039706A3 WO 2008039706 A3 WO2008039706 A3 WO 2008039706A3 US 2007079223 W US2007079223 W US 2007079223W WO 2008039706 A3 WO2008039706 A3 WO 2008039706A3
Authority
WO
WIPO (PCT)
Prior art keywords
constraints
design
processes
template
created
Prior art date
Application number
PCT/US2007/079223
Other languages
French (fr)
Other versions
WO2008039706A2 (en
Inventor
George B Arsintescu
Original Assignee
Cadence Design Systems Inc
George B Arsintescu
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cadence Design Systems Inc, George B Arsintescu filed Critical Cadence Design Systems Inc
Priority to EP07843014A priority Critical patent/EP2080129A2/en
Publication of WO2008039706A2 publication Critical patent/WO2008039706A2/en
Publication of WO2008039706A3 publication Critical patent/WO2008039706A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design

Abstract

Techniques are provided to allow users of Electronic Design Automation (EDA) tools to define constraint template types for efficiently associating constraints with design objects to specify design intent. Processes for creating and validating the constraints are provided by user-defined plug-ins, thereby allowing users to annotate circuit designs with constraints for proprietary layout and fabrication processes without exposing the constraints to tool vendors or competitors. The constraints are re-created from the template types whenever the circuit design is loaded into the EDA tool, so that the constraints are based upon the latest version of the template type. The constraints are also re-created when validation fails. Constraint groups are reusable in different designs, technology nodes, and processes because they automatically expand to provide the specific constraints to achieve a goal. The specific constraints in a template type can be modified as technology changes, and the modification will automatically be applied to the design objects.
PCT/US2007/079223 2006-09-25 2007-09-21 Generalized constraint collection management method WO2008039706A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP07843014A EP2080129A2 (en) 2006-09-25 2007-09-21 Generalized constraint collection management method

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/527,199 2006-09-25
US11/527,199 US7802222B2 (en) 2006-09-25 2006-09-25 Generalized constraint collection management method

Publications (2)

Publication Number Publication Date
WO2008039706A2 WO2008039706A2 (en) 2008-04-03
WO2008039706A3 true WO2008039706A3 (en) 2008-05-22

Family

ID=39110851

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2007/079223 WO2008039706A2 (en) 2006-09-25 2007-09-21 Generalized constraint collection management method

Country Status (3)

Country Link
US (4) US7802222B2 (en)
EP (1) EP2080129A2 (en)
WO (1) WO2008039706A2 (en)

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU2002246919B2 (en) 2000-11-10 2007-08-30 The Nielsen Company (Us), Llc Method and apparatus for dynamic, real-time market segmentation
US20070174188A1 (en) * 2006-01-25 2007-07-26 Fish Robert D Electronic marketplace that facilitates transactions between consolidated buyers and/or sellers
US7802222B2 (en) * 2006-09-25 2010-09-21 Cadence Design Systems, Inc. Generalized constraint collection management method
US20080168410A1 (en) 2006-10-09 2008-07-10 Mentor Graphics Corporation Properties In Electronic Design Automation
US7761836B1 (en) 2006-10-11 2010-07-20 Cadence Design Systems, Inc. Circuit autorouter with object oriented constraints
US20090241082A1 (en) * 2008-03-19 2009-09-24 Amundson Michael D Method and System for Generating an Accurate Physical Realization for an Integrated Circuit Having Incomplete Physical Constraints
US8108823B2 (en) * 2008-06-18 2012-01-31 International Business Machines Corporation User selected grid for logically representing an electronic circuit
US8810595B2 (en) * 2008-06-26 2014-08-19 Microsoft Corporation Declarative approach for visualization
US20110145772A1 (en) * 2009-05-14 2011-06-16 Pikus Fedor G Modular Platform For Integrated Circuit Design Analysis And Verification
US8706699B2 (en) * 2009-07-16 2014-04-22 Synopsys, Inc. Transaction history with bounded operation sequences
US8694933B2 (en) 2010-07-24 2014-04-08 Cadence Design Systems, Inc. Methods, systems, and articles of manufacture for implementing electronic circuit designs with simulation awareness
US8782577B2 (en) * 2010-07-24 2014-07-15 Cadence Design Systems, Inc. Method, apparatus, and article of manufacture for providing in situ, customizable information in designing electronic circuits with electrical awareness
US8977863B1 (en) 2010-08-30 2015-03-10 Cadence Design Systems, Inc. Methods, systems, and articles of manufacture for dynamic protection of intellectual property in electronic circuit designs
US9128733B2 (en) * 2010-11-12 2015-09-08 Microsoft Technology Licensing, Llc Display and resolution of incompatible layout constraints
US9208132B2 (en) 2011-03-08 2015-12-08 The Nielsen Company (Us), Llc System and method for concept development with content aware text editor
US9208515B2 (en) 2011-03-08 2015-12-08 Affinnova, Inc. System and method for concept development
US20120259676A1 (en) 2011-04-07 2012-10-11 Wagner John G Methods and apparatus to model consumer choice sourcing
US8769475B2 (en) * 2011-10-31 2014-07-01 Taiwan Semiconductor Manufacturing Co., Ltd. Method, system and software for accessing design rules and library of design features while designing semiconductor device layout
US9311383B1 (en) 2012-01-13 2016-04-12 The Nielsen Company (Us), Llc Optimal solution identification system and method
WO2014143729A1 (en) 2013-03-15 2014-09-18 Affinnova, Inc. Method and apparatus for interactive evolutionary optimization of concepts
WO2014152010A1 (en) 2013-03-15 2014-09-25 Affinnova, Inc. Method and apparatus for interactive evolutionary algorithms with respondent directed breeding
CN105339932B (en) * 2013-06-09 2020-07-03 苹果公司 Browser driven power saving
TW201518972A (en) * 2013-11-14 2015-05-16 Wistron Corp Circuit design simulation system and circuit design method for PCB
US9996788B2 (en) 2014-08-13 2018-06-12 R.R. Donnelley & Sons Company Method and apparatus for producing an electronic device
WO2016028905A1 (en) 2014-08-19 2016-02-25 R.R. Donnelley & Sons Company Apparatus and method for monitoring a package during transit
US10147108B2 (en) 2015-04-02 2018-12-04 The Nielsen Company (Us), Llc Methods and apparatus to identify affinity between segment attributes and product characteristics
CN105389188A (en) * 2015-12-02 2016-03-09 中国建设银行股份有限公司 Design method and apparatus for supporting product innovation
US10379072B2 (en) 2016-01-04 2019-08-13 Cryovac, Llc Multiple detector apparatus and method for monitoring an environment
US9785881B2 (en) * 2016-02-15 2017-10-10 R.R. Donnelley & Sons Company System and method for producing an electronic device
US10342136B2 (en) 2016-09-23 2019-07-02 R.R. Donnelley & Sons Company Monitoring device
US10445692B2 (en) 2017-03-06 2019-10-15 Cryovac, Llc Monitoring device and method of operating a monitoring device to transmit data
US10824604B1 (en) * 2017-05-17 2020-11-03 Palantir Technologies Inc. Systems and methods for data entry
EP3636052A4 (en) 2017-05-31 2021-02-24 Cryovac, LLC Electronic device, method and apparatus for producing an electronic device, and composition therefor
CN109783118B (en) * 2017-11-13 2022-10-25 阿里巴巴集团控股有限公司 FPGA cloud host development method and system
CN108170953B (en) * 2017-12-27 2021-07-13 中国科学院微电子研究所 Circuit diagram migration method and device
US10891410B1 (en) 2018-07-03 2021-01-12 Synopsys, Inc. User-defined rule engine
US11113033B1 (en) 2020-03-04 2021-09-07 Oracle International Corporation Dynamic validation framework extension

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040205573A1 (en) * 2002-03-19 2004-10-14 Carlson Brent A. Dynamic generation of schema information for data description languages

Family Cites Families (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5590049A (en) * 1994-09-07 1996-12-31 Cadence Design Systems, Inc. Method and system for user programmable design verification for printed circuit boards and multichip modules
US5999911A (en) * 1995-06-02 1999-12-07 Mentor Graphics Corporation Method and system for managing workflow
US6209123B1 (en) * 1996-11-01 2001-03-27 Motorola, Inc. Methods of placing transistors in a circuit layout and semiconductor device with automatically placed transistors
US6449761B1 (en) * 1998-03-10 2002-09-10 Monterey Design Systems, Inc. Method and apparatus for providing multiple electronic design solutions
US6446239B1 (en) * 1998-03-10 2002-09-03 Monterey Design Systems, Inc. Method and apparatus for optimizing electronic design
US6230066B1 (en) * 1998-09-08 2001-05-08 Ford Global Technologies, Inc. Simultaneous manufacturing and product engineering integrated with knowledge networking
US6697880B1 (en) * 1999-01-11 2004-02-24 Advanced Micro Devices, Inc. Methodology and graphical user interface for building logic synthesis command scripts using micro-templates
US6513144B1 (en) * 1999-04-22 2003-01-28 Synopsys, Inc. Method and apparatus for random stimulus generation
US6385757B1 (en) * 1999-08-20 2002-05-07 Hewlett-Packard Company Auto design of VLIW processors
US7222315B2 (en) * 2000-11-28 2007-05-22 Synplicity, Inc. Hardware-based HDL code coverage and design analysis
US7096164B1 (en) * 2001-02-21 2006-08-22 Intangi, Inc. Automatic design and sale of complex multi-vendor electronic and mechanical systems
US6530073B2 (en) * 2001-04-30 2003-03-04 Lsi Logic Corporation RTL annotation tool for layout induced netlist changes
US6907599B1 (en) * 2001-06-15 2005-06-14 Verisity Ltd. Synthesis of verification languages
JP4035354B2 (en) * 2001-07-11 2008-01-23 富士通株式会社 Electronic circuit design method and apparatus, computer program, and storage medium
US6658628B1 (en) * 2001-12-19 2003-12-02 Lsi Logic Corporation Developement of hardmac technology files (CLF, tech and synlib) for RTL and full gate level netlists
US6877139B2 (en) * 2002-03-18 2005-04-05 Fishtail Design Automation Inc. Automated approach to constraint generation in IC design
KR100818826B1 (en) * 2002-04-25 2008-04-01 에이알씨 인터내셔널 A computerized apparatus for generating a design of an integrated circuit and a method for generating a hierarchy within an integrated circuit design having a plurality of components
US7139778B2 (en) * 2002-06-28 2006-11-21 Microsoft Corporation Linear programming approach to assigning benefit to database physical design structures
US7003749B2 (en) * 2004-01-12 2006-02-21 Cadence Design Systems, Inc. Constraint data management for electronic design automation
GB0407260D0 (en) * 2004-03-31 2004-05-05 Ibm Accelerated solution of constraint satisfaction problems by partioning of the variable space
US7353488B1 (en) * 2004-05-27 2008-04-01 Magma Design Automation, Inc. Flow definition language for designing integrated circuit implementation flows
US7117467B2 (en) * 2004-08-16 2006-10-03 Lsi Logic Corporation Methods for optimizing package and silicon co-design of integrated circuit
US20060101368A1 (en) * 2004-09-08 2006-05-11 Mentor Graphics Corporation Distributed electronic design automation environment
US7546571B2 (en) * 2004-09-08 2009-06-09 Mentor Graphics Corporation Distributed electronic design automation environment
US7386585B2 (en) * 2004-10-30 2008-06-10 International Business Machines Corporation Systems and methods for storage area network design
US7627843B2 (en) * 2005-03-23 2009-12-01 International Business Machines Corporation Dynamically interleaving randomly generated test-cases for functional verification
US7243314B2 (en) * 2005-04-14 2007-07-10 Inventec Corporation Window operation interface for graphically revising electrical constraint set and method of using the same
US7506277B1 (en) * 2005-07-28 2009-03-17 Cadence Design Systems, Inc. Method and mechanism for implementing DFM aware cells for an electronic design
US7509605B2 (en) * 2005-12-12 2009-03-24 International Business Machines Corporation Extending incremental verification of circuit design to encompass verification restraints
US7735050B2 (en) * 2006-02-09 2010-06-08 Henry Yu Managing and controlling the use of hardware resources on integrated circuits
US7503029B2 (en) * 2006-03-31 2009-03-10 Synopsys, Inc. Identifying layout regions susceptible to fabrication issues by using range patterns
US20070266359A1 (en) * 2006-05-15 2007-11-15 Magma Design Automation, Inc. Relative Floorplanning For Improved Integrated Circuit Design
US7539966B2 (en) * 2006-06-05 2009-05-26 Dcg Systems, Inc. Enhanced OP3 algorithms for net cuts, net joins, and probe points for a digital design
US7802222B2 (en) * 2006-09-25 2010-09-21 Cadence Design Systems, Inc. Generalized constraint collection management method
US7603642B2 (en) * 2006-09-27 2009-10-13 Cadence Design Systems, Inc. Placer with wires for RF and analog design
US7865857B1 (en) * 2007-01-23 2011-01-04 Cadence Design Systems, Inc. System and method for improved visualization and debugging of constraint circuit objects
US7669155B2 (en) * 2007-03-26 2010-02-23 Lsi Corporation Generic methodology to support chip level integration of IP core instance constraints in integrated circuits
US7735036B2 (en) * 2007-05-08 2010-06-08 Cadence Design Systems, Inc. System and method enabling circuit topology recognition with auto-interactive constraint application and smart checking
JP2009070226A (en) * 2007-09-14 2009-04-02 Ricoh Co Ltd Matching device
US7945890B2 (en) * 2007-10-31 2011-05-17 Cadence Design Systems, Inc. Registry for electronic design automation of integrated circuits
US8266571B2 (en) * 2008-06-10 2012-09-11 Oasis Tooling, Inc. Methods and devices for independent evaluation of cell integrity, changes and origin in chip design for production workflow

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040205573A1 (en) * 2002-03-19 2004-10-14 Carlson Brent A. Dynamic generation of schema information for data description languages

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
UNKNOWN: "What's New in Board Station 2005", 2006, XP007904262, Retrieved from the Internet <URL:http://www.mentor.com/products/pcb/boardstation/upload/bs2005_wnandc_final.pdf> [retrieved on 20080306] *

Also Published As

Publication number Publication date
US20100325597A1 (en) 2010-12-23
US8719764B2 (en) 2014-05-06
US20090077505A1 (en) 2009-03-19
WO2008039706A2 (en) 2008-04-03
US8612922B2 (en) 2013-12-17
US7802222B2 (en) 2010-09-21
US20080077901A1 (en) 2008-03-27
US20090077513A1 (en) 2009-03-19
EP2080129A2 (en) 2009-07-22

Similar Documents

Publication Publication Date Title
WO2008039706A3 (en) Generalized constraint collection management method
WO2006041554A3 (en) Document processing and management approach to editing a document in a mark up language environment using undoable commands
WO2008055195A3 (en) Closed-loop design for manufacturability process
Emilio Embedded systems design for high-speed data acquisition and control
WO2007102887A3 (en) Method and program product for protecting information in eda tool design views
WO2007038352A3 (en) Automated creation of model and view code
WO2003079139A3 (en) System, method, and computer program product for network-based part management system
WO2007044826A3 (en) Xml schema template builder
CN105677970A (en) Copper-deficiency automatic supplementing method with no need of repeatedly avoiding copper
CN101201833A (en) System and method for filling PDF document data
US7340696B1 (en) Automated design process and chip description system
CN103077162A (en) Word document reference organization system
CN108038312B (en) Integrated circuit semi-custom back-end design timing sequence budget method
DE602006003650D1 (en) Markup language based database update
WO2007057921A3 (en) A method and system for developing post-layout electronic data automation (eda) applications
Rodriguez-Gomez Scientific software design through scientific computing patterns
WO2004012081A3 (en) Importable template for forms
Summers Development of a domain and solver independent method for mechanical engineering embodiment design
CN107944185B (en) Automatic unit placement and optimization method for semi-custom back-end design of integrated circuit
Feng et al. Software cost estimation model based on fuzzy decision tree
You et al. Study on the method of the design of experiment integrated with simulation for constructing the integrated circuit metamodel.
Weber et al. Modal logics for nominal transition systems
Kadim Estimation of the upper limit of parameter fluctuations in analogue VLSI circuits and systems.
Abu-Dawas Research and development of integrated data model of circuit components for CAD of electronic circuits
Croft et al. Is your low power design switched on?

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07843014

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2007843014

Country of ref document: EP