WO2008046078A3 - Determining message residue using a set of polynomials - Google Patents

Determining message residue using a set of polynomials Download PDF

Info

Publication number
WO2008046078A3
WO2008046078A3 PCT/US2007/081312 US2007081312W WO2008046078A3 WO 2008046078 A3 WO2008046078 A3 WO 2008046078A3 US 2007081312 W US2007081312 W US 2007081312W WO 2008046078 A3 WO2008046078 A3 WO 2008046078A3
Authority
WO
WIPO (PCT)
Prior art keywords
polynomials
residue
determining message
determining
stages
Prior art date
Application number
PCT/US2007/081312
Other languages
French (fr)
Other versions
WO2008046078A2 (en
Inventor
William C Hasenplaugh
Brad A Burres
Gunnar Gaubatz
Original Assignee
Intel Corp
William C Hasenplaugh
Brad A Burres
Gunnar Gaubatz
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp, William C Hasenplaugh, Brad A Burres, Gunnar Gaubatz filed Critical Intel Corp
Priority to EP07854019A priority Critical patent/EP2089973A4/en
Priority to JP2009532617A priority patent/JP5164277B2/en
Publication of WO2008046078A2 publication Critical patent/WO2008046078A2/en
Publication of WO2008046078A3 publication Critical patent/WO2008046078A3/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
    • H03M13/091—Parallel or block-wise CRC computation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6508—Flexibility, adaptability, parametrability and configurability of the implementation
    • H03M13/6516—Support of multiple code parameters, e.g. generalized Reed-Solomon decoder for a variety of generator polynomials or Galois fields

Abstract

A method is described for use in determining a residue of a message. The method includes loading at least a portion of each of a set of polynomials derived from a first polynomial, g(x), and determining the residue using a set of stages. Individual ones of the stages apply a respective one of the derived set of polynomials to data output by a preceding one of the set of stages.
PCT/US2007/081312 2006-10-12 2007-10-12 Determining message residue using a set of polynomials WO2008046078A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP07854019A EP2089973A4 (en) 2006-10-12 2007-10-12 Determining message residue using a set of polynomials
JP2009532617A JP5164277B2 (en) 2006-10-12 2007-10-12 Message remainder determination using a set of polynomials.

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/581,055 US7827471B2 (en) 2006-10-12 2006-10-12 Determining message residue using a set of polynomials
US11/581,055 2006-10-12

Publications (2)

Publication Number Publication Date
WO2008046078A2 WO2008046078A2 (en) 2008-04-17
WO2008046078A3 true WO2008046078A3 (en) 2008-05-22

Family

ID=39283673

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2007/081312 WO2008046078A2 (en) 2006-10-12 2007-10-12 Determining message residue using a set of polynomials

Country Status (6)

Country Link
US (1) US7827471B2 (en)
EP (1) EP2089973A4 (en)
JP (1) JP5164277B2 (en)
CN (1) CN101162964B (en)
TW (1) TW200832935A (en)
WO (1) WO2008046078A2 (en)

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7236490B2 (en) 2000-11-17 2007-06-26 Foundry Networks, Inc. Backplane interface adapter
US7596139B2 (en) 2000-11-17 2009-09-29 Foundry Networks, Inc. Backplane interface adapter with error control and redundant fabric
US7649885B1 (en) 2002-05-06 2010-01-19 Foundry Networks, Inc. Network routing system for enhanced efficiency and monitoring capability
US20120155466A1 (en) 2002-05-06 2012-06-21 Ian Edward Davis Method and apparatus for efficiently processing data packets in a computer network
US7266117B1 (en) 2002-05-06 2007-09-04 Foundry Networks, Inc. System architecture for very fast ethernet blade
US20090279558A1 (en) * 2002-05-06 2009-11-12 Ian Edward Davis Network routing apparatus for enhanced efficiency and monitoring capability
US7468975B1 (en) 2002-05-06 2008-12-23 Foundry Networks, Inc. Flexible method for processing data packets in a network routing system for enhanced efficiency and monitoring capability
US7187687B1 (en) 2002-05-06 2007-03-06 Foundry Networks, Inc. Pipeline method and system for switching packets
US6901072B1 (en) 2003-05-15 2005-05-31 Foundry Networks, Inc. System and method for high speed packet transmission implementing dual transmit and receive pipelines
US7817659B2 (en) 2004-03-26 2010-10-19 Foundry Networks, Llc Method and apparatus for aggregating input data streams
US8730961B1 (en) 2004-04-26 2014-05-20 Foundry Networks, Llc System and method for optimizing router lookup
US7657703B1 (en) 2004-10-29 2010-02-02 Foundry Networks, Inc. Double density content addressable memory (CAM) lookup scheme
US7712054B2 (en) * 2005-10-14 2010-05-04 Sap Ag Populating a table in a business application
US8448162B2 (en) 2005-12-28 2013-05-21 Foundry Networks, Llc Hitless software upgrades
US20070288690A1 (en) * 2006-06-13 2007-12-13 Foundry Networks, Inc. High bandwidth, high capacity look-up table implementation in dynamic random access memory
US8229109B2 (en) * 2006-06-27 2012-07-24 Intel Corporation Modular reduction using folding
US7903654B2 (en) 2006-08-22 2011-03-08 Foundry Networks, Llc System and method for ECMP load sharing
US7827471B2 (en) 2006-10-12 2010-11-02 Intel Corporation Determining message residue using a set of polynomials
US8238255B2 (en) 2006-11-22 2012-08-07 Foundry Networks, Llc Recovering from failures without impact on data traffic in a shared bus architecture
US20090279441A1 (en) 2007-01-11 2009-11-12 Foundry Networks, Inc. Techniques for transmitting failure detection protocol packets
US8689078B2 (en) 2007-07-13 2014-04-01 Intel Corporation Determining a message residue
US8037399B2 (en) 2007-07-18 2011-10-11 Foundry Networks, Llc Techniques for segmented CRC design in high speed networks
US8271859B2 (en) * 2007-07-18 2012-09-18 Foundry Networks Llc Segmented CRC design in high speed networks
US8509236B2 (en) 2007-09-26 2013-08-13 Foundry Networks, Llc Techniques for selecting paths and/or trunk ports for forwarding traffic flows
US8042025B2 (en) * 2007-12-18 2011-10-18 Intel Corporation Determining a message residue
US7886214B2 (en) * 2007-12-18 2011-02-08 Intel Corporation Determining a message residue
US9052985B2 (en) * 2007-12-21 2015-06-09 Intel Corporation Method and apparatus for efficient programmable cyclic redundancy check (CRC)
US20090186534A1 (en) * 2008-01-17 2009-07-23 Amphenol Corporation Electrical Connector Contact
US8225187B1 (en) * 2008-03-31 2012-07-17 Xilinx, Inc. Method and apparatus for implementing a cyclic redundancy check circuit
US8103928B2 (en) * 2008-08-04 2012-01-24 Micron Technology, Inc. Multiple device apparatus, systems, and methods
US8161365B1 (en) * 2009-01-30 2012-04-17 Xilinx, Inc. Cyclic redundancy check generator
US8090901B2 (en) 2009-05-14 2012-01-03 Brocade Communications Systems, Inc. TCAM management approach that minimize movements
US8599850B2 (en) 2009-09-21 2013-12-03 Brocade Communications Systems, Inc. Provisioning single or multistage networks using ethernet service instances (ESIs)
US8464125B2 (en) * 2009-12-10 2013-06-11 Intel Corporation Instruction-set architecture for programmable cyclic redundancy check (CRC) computations
US20170059539A1 (en) * 2013-06-14 2017-03-02 Dresser, Inc. Modular metering system
CN106909339A (en) * 2017-02-22 2017-06-30 深圳职业技术学院 A kind of Galois field multiplier based on binary tree structure
CN108540137B (en) * 2018-03-02 2021-09-03 江西清华泰豪三波电机有限公司 Cyclic redundancy check code generation method and device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030167440A1 (en) * 2002-02-22 2003-09-04 Cavanna Vicente V. Methods for computing the CRC of a message from the incremental CRCs of composite sub-messages
US20040059984A1 (en) * 2002-02-22 2004-03-25 Cavanna Vicente V. Methods for computing the CRC of a message from the incremental CRCs of composite sub-messages
WO2006016857A1 (en) * 2004-08-13 2006-02-16 Agency For Science, Technology And Research Method for determining a residual frequency offset, communication system, method for transmitting a message, transmitter, method for processing a message and receiver

Family Cites Families (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3980874A (en) 1975-05-09 1976-09-14 Burroughs Corporation Binary to modulo M translation
JP2577914B2 (en) * 1987-06-11 1997-02-05 クラリオン株式会社 m-sequence code generator
FR2622713A1 (en) 1987-10-30 1989-05-05 Thomson Csf CALCULATION CIRCUIT USING RESIDUAL ARITHMETICS
US4979174A (en) * 1988-12-29 1990-12-18 At&T Bell Laboratories Error correction and detection apparatus and method
FR2658932A1 (en) 1990-02-23 1991-08-30 Koninkl Philips Electronics Nv METHOD OF ENCODING THE RSA METHOD BY A MICROCONTROLLER AND DEVICE USING THE SAME
US5384786A (en) * 1991-04-02 1995-01-24 Cirrus Logic, Inc. Fast and efficient circuit for identifying errors introduced in Reed-Solomon codewords
US5363107A (en) * 1993-07-16 1994-11-08 Massachusetts Institute Of Technology Storage and transmission of compressed weather maps and the like
US5642367A (en) * 1994-02-07 1997-06-24 Mitsubishi Semiconductor America, Inc. Finite field polynomial processing module for error control coding
US5768296A (en) * 1994-07-01 1998-06-16 Quantum Corporation ECC system supporting different-length Reed-Solomon codes whose generator polynomials have common roots
US7190681B1 (en) * 1996-07-10 2007-03-13 Wu William W Error coding in asynchronous transfer mode, internet and satellites
US6128766A (en) * 1996-11-12 2000-10-03 Pmc-Sierra Ltd. High speed cyclic redundancy check algorithm
US5942005A (en) * 1997-04-08 1999-08-24 International Business Machines Corporation Method and means for computationally efficient error and erasure correction in linear cyclic codes
US6038577A (en) * 1998-01-09 2000-03-14 Dspc Israel Ltd. Efficient way to produce a delayed version of a maximum length sequence using a division circuit
US6484192B1 (en) * 1998-01-29 2002-11-19 Toyo Communication Equipment Co., Ltd. Root finding method and root finding circuit of quadratic polynomial over finite field
US6223320B1 (en) 1998-02-10 2001-04-24 International Business Machines Corporation Efficient CRC generation utilizing parallel table lookup operations
US6456875B1 (en) * 1999-10-12 2002-09-24 Medtronic, Inc. Cyclic redundancy calculation circuitry for use in medical devices and methods regarding same
GB2360177B (en) 2000-03-07 2003-08-06 3Com Corp Fast frame error checker for multiple byte digital data frames
GB0013355D0 (en) 2000-06-01 2000-07-26 Tao Group Ltd Parallel modulo arithmetic using bitwise logical operations
US6721771B1 (en) * 2000-08-28 2004-04-13 Sun Microsystems, Inc. Method for efficient modular polynomial division in finite fields f(2{circumflex over ( )}m)
US6609410B2 (en) 2000-09-29 2003-08-26 Spalding Sports Worldwide, Inc. High strain rate tester for materials used in sports balls
JP2002118471A (en) * 2000-10-06 2002-04-19 Hitachi Ltd Recording and reproducing device, method for correcting and coding error, and method for recording information
US6732317B1 (en) 2000-10-23 2004-05-04 Sun Microsystems, Inc. Apparatus and method for applying multiple CRC generators to CRC calculation
US20020144208A1 (en) 2001-03-30 2002-10-03 International Business Machines Corporation Systems and methods for enabling computation of CRC' s N-bit at a time
EP1499024B1 (en) 2002-04-22 2010-06-30 Fujitsu Limited Error-detection encoder and decoder
US7512230B2 (en) 2002-04-30 2009-03-31 She Alfred C Method and apparatus of fast modular reduction
US7346159B2 (en) 2002-05-01 2008-03-18 Sun Microsystems, Inc. Generic modular multiplier using partial reduction
US7343541B2 (en) * 2003-01-14 2008-03-11 Broadcom Corporation Data integrity in protocol offloading
US7243289B1 (en) 2003-01-25 2007-07-10 Novell, Inc. Method and system for efficiently computing cyclic redundancy checks
US7058787B2 (en) 2003-05-05 2006-06-06 Stmicroelectronics S.R.L. Method and circuit for generating memory addresses for a memory buffer
US7373514B2 (en) 2003-07-23 2008-05-13 Intel Corporation High-performance hashing system
US7673214B2 (en) 2003-11-19 2010-03-02 Honeywell International Inc. Message error verification using checking with hidden data
US7543142B2 (en) 2003-12-19 2009-06-02 Intel Corporation Method and apparatus for performing an authentication after cipher operation in a network processor
US20050149744A1 (en) 2003-12-29 2005-07-07 Intel Corporation Network processor having cryptographic processing including an authentication buffer
US7171604B2 (en) * 2003-12-30 2007-01-30 Intel Corporation Method and apparatus for calculating cyclic redundancy check (CRC) on data using a programmable CRC engine
US7529924B2 (en) 2003-12-30 2009-05-05 Intel Corporation Method and apparatus for aligning ciphered data
US7543214B2 (en) 2004-02-13 2009-06-02 Marvell International Ltd. Method and system for performing CRC
US20060059219A1 (en) 2004-09-16 2006-03-16 Koshy Kamal J Method and apparatus for performing modular exponentiations
US7590930B2 (en) 2005-05-24 2009-09-15 Intel Corporation Instructions for performing modulo-2 multiplication and bit reflection
US7707483B2 (en) 2005-05-25 2010-04-27 Intel Corporation Technique for performing cyclic redundancy code error detection
US20070083585A1 (en) 2005-07-25 2007-04-12 Elliptic Semiconductor Inc. Karatsuba based multiplier and method
US7958436B2 (en) 2005-12-23 2011-06-07 Intel Corporation Performing a cyclic redundancy checksum operation responsive to a user-level instruction
US8229109B2 (en) 2006-06-27 2012-07-24 Intel Corporation Modular reduction using folding
US7827471B2 (en) 2006-10-12 2010-11-02 Intel Corporation Determining message residue using a set of polynomials
US8689078B2 (en) 2007-07-13 2014-04-01 Intel Corporation Determining a message residue
US8042025B2 (en) 2007-12-18 2011-10-18 Intel Corporation Determining a message residue
US7886214B2 (en) 2007-12-18 2011-02-08 Intel Corporation Determining a message residue
US9052985B2 (en) 2007-12-21 2015-06-09 Intel Corporation Method and apparatus for efficient programmable cyclic redundancy check (CRC)

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030167440A1 (en) * 2002-02-22 2003-09-04 Cavanna Vicente V. Methods for computing the CRC of a message from the incremental CRCs of composite sub-messages
US20040059984A1 (en) * 2002-02-22 2004-03-25 Cavanna Vicente V. Methods for computing the CRC of a message from the incremental CRCs of composite sub-messages
WO2006016857A1 (en) * 2004-08-13 2006-02-16 Agency For Science, Technology And Research Method for determining a residual frequency offset, communication system, method for transmitting a message, transmitter, method for processing a message and receiver

Also Published As

Publication number Publication date
JP2010507290A (en) 2010-03-04
TW200832935A (en) 2008-08-01
US20080092020A1 (en) 2008-04-17
JP5164277B2 (en) 2013-03-21
CN101162964A (en) 2008-04-16
CN101162964B (en) 2011-01-26
WO2008046078A2 (en) 2008-04-17
EP2089973A2 (en) 2009-08-19
US7827471B2 (en) 2010-11-02
EP2089973A4 (en) 2010-12-01

Similar Documents

Publication Publication Date Title
WO2008046078A3 (en) Determining message residue using a set of polynomials
TW200735865A (en) Compositions of an anticonvulsant and methods of using the same for reversing weight gain
WO2008115780A3 (en) Methods and apparatus to compute reach and frequency values for flighted schedules
EG25091A (en) Method and arrangement for transferring instant messaging conversations based on priority elements.
AU2003276292A1 (en) Method and system for performing calculation operations and a device
EP1955189A4 (en) Method, system, and software for rendering e-mail messages
WO2009026365A3 (en) Method and system for implementing a dynamic verification value
WO2006072020A3 (en) Electronic device, process and data processing system comprising a gamma correction unit
WO2006055975A3 (en) Account data reconciliation
WO2007124043A3 (en) Goal-directed cloth simulation
WO2007106493A3 (en) Customer relationship management system and method
TW200711325A (en) Cyclic redundancy check circuit and communication system having the same for multi-channel communication
WO2010027403A8 (en) Interaural time delay restoration system and method
GB2486376A (en) Techniques for improved clock offset measuring
WO2008110987A3 (en) A data processing system for clipping correction
WO2008024696A3 (en) Method and system of message prioritization in a control system
EP1714117A4 (en) Medium, method and system for proving a turbine meter
WO2010071310A3 (en) Method and apparatus for enhancing performance of doherty power amplifier
DK1476860T3 (en) Method for defining a group between bidirectional articles
WO2008090284A3 (en) Method for correcting the geometry of a traced curve
WO2010005259A3 (en) A method and system for providing advertisement based on use per time
WO2007116171A3 (en) Method and device for generating a pseudorandom string
WO2006055209A3 (en) System and method for managing data
GB2466425B (en) Computer networks
WO2008027250A3 (en) Method and apparatus for analytical and empirical hybrid encoding distortion modeling

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07854019

Country of ref document: EP

Kind code of ref document: A2

ENP Entry into the national phase

Ref document number: 2009532617

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2007854019

Country of ref document: EP