WO2008090514A2 - Diamond electronic devices and methods for their manufacture - Google Patents

Diamond electronic devices and methods for their manufacture Download PDF

Info

Publication number
WO2008090514A2
WO2008090514A2 PCT/IB2008/050219 IB2008050219W WO2008090514A2 WO 2008090514 A2 WO2008090514 A2 WO 2008090514A2 IB 2008050219 W IB2008050219 W IB 2008050219W WO 2008090514 A2 WO2008090514 A2 WO 2008090514A2
Authority
WO
WIPO (PCT)
Prior art keywords
diamond
layer
less
interface
electronic device
Prior art date
Application number
PCT/IB2008/050219
Other languages
French (fr)
Other versions
WO2008090514A3 (en
Inventor
Geoffrey Alan Scarsbrook
Ian Friel
Richard Stuart Balmer
Original Assignee
Element Six Limited
Donald, Heather June
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from GB0701186A external-priority patent/GB0701186D0/en
Priority claimed from GB0705524A external-priority patent/GB0705524D0/en
Priority claimed from GB0713464A external-priority patent/GB0713464D0/en
Application filed by Element Six Limited, Donald, Heather June filed Critical Element Six Limited
Priority to US12/523,968 priority Critical patent/US20100038653A1/en
Priority to JP2009546062A priority patent/JP2010517263A/en
Priority to EP08702488A priority patent/EP2108063A2/en
Publication of WO2008090514A2 publication Critical patent/WO2008090514A2/en
Publication of WO2008090514A3 publication Critical patent/WO2008090514A3/en

Links

Classifications

    • CCHEMISTRY; METALLURGY
    • C01INORGANIC CHEMISTRY
    • C01BNON-METALLIC ELEMENTS; COMPOUNDS THEREOF; METALLOIDS OR COMPOUNDS THEREOF NOT COVERED BY SUBCLASS C01C
    • C01B32/00Carbon; Compounds thereof
    • C01B32/25Diamond
    • C01B32/28After-treatment, e.g. purification, irradiation, separation or recovery
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/26Deposition of carbon only
    • C23C16/27Diamond only
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/26Deposition of carbon only
    • C23C16/27Diamond only
    • C23C16/274Diamond only using microwave discharges
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/26Deposition of carbon only
    • C23C16/27Diamond only
    • C23C16/278Diamond only doping or introduction of a secondary phase in the diamond
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • C30B25/10Heating of the reaction chamber or the substrate
    • C30B25/105Heating of the reaction chamber or the substrate by irradiation or electric discharge
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • C30B25/18Epitaxial-layer growth characterised by the substrate
    • C30B25/20Epitaxial-layer growth characterised by the substrate the substrate being of the same materials as the epitaxial layer
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/02Elements
    • C30B29/04Diamond
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N21/00Investigating or analysing materials by the use of optical means, i.e. using sub-millimetre waves, infrared, visible or ultraviolet light
    • G01N21/84Systems specially adapted for particular applications
    • G01N21/87Investigating jewels
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N21/00Investigating or analysing materials by the use of optical means, i.e. using sub-millimetre waves, infrared, visible or ultraviolet light
    • G01N21/84Systems specially adapted for particular applications
    • G01N21/88Investigating the presence of flaws or contamination
    • G01N21/95Investigating the presence of flaws or contamination characterised by the material or shape of the object to be examined
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N27/00Investigating or analysing materials by the use of electric, electrochemical, or magnetic means
    • G01N27/26Investigating or analysing materials by the use of electric, electrochemical, or magnetic means by investigating electrochemical variables; by using electrolysis or electrophoresis
    • G01N27/28Electrolytic cell components
    • G01N27/30Electrodes, e.g. test electrodes; Half-cells
    • G01N27/308Electrodes, e.g. test electrodes; Half-cells at least partially made of carbon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32009Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
    • H01J37/32082Radio frequency generated discharge
    • H01J37/321Radio frequency generated discharge the radio frequency energy being inductively coupled to the plasma
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02373Group 14 semiconducting materials
    • H01L21/02376Carbon, e.g. diamond-like carbon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02524Group 14 semiconducting materials
    • H01L21/02527Carbon, e.g. diamond-like carbon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/0257Doping during depositing
    • H01L21/02573Conductivity type
    • H01L21/02579P-type
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/0262Reduction or decomposition of gaseous compounds, e.g. CVD
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/02634Homoepitaxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/0405Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising semiconducting carbon, e.g. diamond, diamond-like carbon
    • H01L21/041Making n- or p-doped regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/04Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
    • H01L29/045Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
    • H01L29/1602Diamond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
    • H01L29/167Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System further characterised by the doping material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/36Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the concentration or distribution of impurities in the bulk material
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N2201/00Features of devices classified in G01N21/00
    • G01N2201/06Illumination; Optics
    • G01N2201/063Illuminating optical parts
    • G01N2201/0636Reflectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2237/00Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
    • H01J2237/06Sources
    • H01J2237/08Ion sources
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2237/00Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
    • H01J2237/32Processing objects by plasma generation
    • H01J2237/33Processing objects by plasma generation characterised by the type of processing
    • H01J2237/334Etching
    • H01J2237/3341Reactive etching
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/24Structurally defined web or sheet [e.g., overall dimension, etc.]
    • Y10T428/24355Continuous and nonuniform or irregular surface on layer or component [e.g., roofing, etc.]

Definitions

  • the present invention relates to electronic devices fabricated in diamond, and to methods of manufacture of these electronic devices in order to obtain high performance.
  • HF high frequency
  • microwave signals are mostly based on Si and GaAs devices. Due to physical limitations, these devices cannot achieve power levels higher than a few hundred watts (depending on the frequency to be amplified) in simple solid-state device configurations.
  • Wide band gap materials diamond, SiC, GaN, etc
  • the ability to support high voltage is particularly desirable since, generally, power has to be transferred to a relatively high impedance (for example 50 ⁇ ) load.
  • WO 2006/117621 A1 discloses a metal semiconductor field-effect transistor (MESFET).
  • the MESFET is manufactured by providing a single crystal diamond material substrate having a growth surface on which further layers of diamond material can be deposited, depositing a plurality of further diamond layers on the substrate growth surface, and attaching appropriate contacts to the respective diamond layers, thereby defining a transistor structure.
  • the further diamond layers deposited on the substrate include a boron doped interface layer (a "delta-doped" layer).
  • delta-doped boron doped interface layer
  • An alternative design described in co-pending application number GB0701186.9 provides a structure in which the charge carriers and ionised acceptors/donors are spatially separated leading to particular advantages in terms of device manufacture and performance. This is achieved by putting a polar layer in contact with the diamond surface in order to substantially confine the carriers in the diamond within a thin diamond surface layer adjacent to the polar layer.
  • a surface device utilises the fact that under certain circumstances a hydrogen terminated diamond surface has free carriers in a surface layer formed by band bending which can then be used in the fabrication of a device.
  • the instability arises in these devices because further species need to be adsorbed to the hydrogen terminated surface in order to induce the band bending, and these species, and the hydrogen termination itself, can be lost, for example if the device is heated.
  • Preparation of diamond surfaces has historically focused on providing flat surfaces. Flat surfaces in diamond can generally only be prepared in the first instance by mechanical processing.
  • WO 01/06633 reported that in homoepitaxial CVD diamond synthesis there is benefit in mechanically preparing a substrate surface which is flat and where the process is optimised to minimise sub-surface damage. Subsequently these surfaces are etched using an anisotropic etch such as a hydrogen etch or an oxygen etch prior to synthesis (preferably in-situ and immediately preceding growth), and this etch, being anisotropic reveals the sub-surface damage in the form of pits, so that synthesis takes place on a surface of reduced surface damage, but which is no longer completely flat, being roughened or pitted by the etch. This relatively damage free but etch roughened surface is then suitable for growth according to that disclosure.
  • an anisotropic etch such as a hydrogen etch or an oxygen etch prior to synthesis (preferably in-situ and immediately preceding growth)
  • WO 2006/117621 reveals that in fabrication of some electronic devices mechanical processes can be used to obtain parallel faces to the electronic material, and that this processing can be optimised to achieve both flatness or smoothness and the minimisation of subsurface damage, although the latter is not eliminated.
  • Electronic devices are manufactured in a number of materials. Typically fabrication of electronic devices comprises the preparation of a substrate and the synthesis of one or more 'epi' or epitaxial layers on this substrate.
  • the epitaxial layers can differ from the substrate in a number of ways:
  • the substrate can be insulating to provide isolation, and the epilayers doped to provide the active device regions.
  • the basic material in the epilayer can be different.
  • Any interface, or new start of growth, in the diamond can be a source of generation of new dislocations, so the number of interfaces is in general minimised.
  • True single crystal diamond cannot be grown heteroepitaxially, so a diamond single crystal substrate is always used.
  • Heteroepitaxial material can sometimes be described as single crystal from, for example, visual inspection of the growth surface, but still retains regions of crystal misoriented with respect to one another and separated by low angle boundaries.
  • diamond can be doped, typically using boron.
  • Doped layers are generally formed by CVD growth, generally in a separate growth stage to the intrinsic layer.
  • the present invention provides a diamond electronic device comprising a functional interface between two solid materials, wherein the interface is formed by a planar first surface of a first layer of single crystal diamond and a second layer formed on the first surface of the first diamond layer, the second layer being solid, non-metallic and selected from diamond, a polar material and a dielectric material, and wherein the planar first surface of the layer of single crystal diamond has an R q of less than 10 nm and has at least one, preferably at least two, preferably at least three, preferably all four of the following characteristics:
  • the first surface is an etched surface, preferably an isotropically etched surface;
  • a density of dislocations in the first diamond layer breaking the surface is less than 400 cm "2 measured over an area greater than 0.014 cm 2 ;
  • a density of dislocations in the second layer breaking a notional or real surface lying within the second layer parallel to the interface and within 50 ⁇ m of the interface is less than 400 cm "2 measured over an area greater than 0.014 cm 2 ;
  • the first surface has an R q less than 1 nm.
  • features (a) - (d) refer to the preparation of the diamond surface, and it is generally preferred that the diamond surface has at least one, more preferably 2 (two), more preferably 3 (three), more preferably all 4 (four) of the characteristics (a) - (d).
  • the functional interface of the diamond electronic device of the present invention has regions with a layer of charge carriers adjacent thereto such that the charge carriers form the active device current where, in use, the charge carriers either move substantially parallel to the interface or the charge carriers move substantially perpendicular to and through the interface.
  • An interface prepared according to the above method will be termed a 'damage free planar interface'.
  • the interface formed, by a planar first surface of a first layer of single crystal diamond and a second layer formed on the first surface of the first diamond layer is an internal interface.
  • the present invention provides a diamond electronic device comprising a functional interface between two solid materials, wherein the interface is formed by a planar first surface of a first layer of single crystal diamond wherein the planar first surface has been mechanically processed and a second layer formed on the first surface of the first diamond layer, the second layer being solid, non-metallic and selected from diamond, a polar material and a dielectric material, and wherein the planar first surface of the first layer of single crystal diamond has an R q of less than 10 nm and wherein the planar surface of the first layer of single crystal diamond is substantially free of residual damage due to mechanical processing.
  • the number density of defects revealed by a revealing etch in the functional planar surface is less than about 100 mm 2 , preferably less than about 50 per mm 2 , preferably less than about 20 per mm 2 , preferably less than about 10 per mm 2 , preferably less than about 5 per mm 2 .
  • planar surface of the first layer of single crystal diamond material is prepared from a processed surface, preferably a mechanically processed surface, preferably a mechanically prepared surface.
  • the term "mechanically processed” means that the surface has been subjected to a step involving conventional polishing and lapping techniques.
  • the term “mechanically prepared” refers to a surface that has been mechanically processed such that it is suitable for a specific intended purpose. This might include processing by a route optimised to minimise the amount of sub-surface damage as opposed to an arbitrary combination of lapping and polishing steps.
  • the present invention provides a method for producing a diamond electronic device comprising providing a diamond layer having a thickness of greater than about 20 ⁇ m; preparing a first surface of the diamond layer by mechanical means to a have a surface roughness R q of less than about 10 nm; etching the first surface of the diamond layer to form a planar first surface having a surface roughness R q of less than about 10 nm; and forming a second layer on the planar first surface of the diamond layer to form a functional interface between the diamond layer and the second layer, wherein the second layer is solid, non-metallic and selected from diamond, a polar material and a dielectric material.
  • the present invention provides a method for producing a diamond electronic device comprising providing a diamond layer having a thickness of greater than about 20 ⁇ m; preparing a first surface of the diamond layer by mechanical means to a have a surface roughness R q of less than about
  • a thin layer of diamond preferably having a thickness of less than about 20 ⁇ m, on the first surface of the diamond layer to from a planar first surface having a surface roughness R q of less than about 10 nm; and forming a second layer on the planar first surface of the diamond layer to form a functional interface between the diamond layer and the second layer, wherein the second layer is solid, non-metallic and selected from diamond, a polar material and a dielectric material.
  • the diamond layer is single crystal diamond.
  • a planar interface is an interface which is not necessarily flat over large dimensions, e.g. over dimensions larger than about 1 ⁇ m, more preferably larger than about 10 ⁇ m, more preferably larger than 100 about ⁇ m, more preferably larger than about 1 mm, but on this scale may show a degree of curvature.
  • the interface is planar because it is free of sharp features which may degrade the performance of the device by causing scattering of the charge carriers.
  • the first surface of the first layer, and preferably the interface formed on it preferably has root-mean-square roughness R q of less than about 10 nm, preferably an R q of less than about 5 nm, preferably an R q of less than about 3 nm, preferably an R q of less than about 2 nm, preferably an R q of less than about 1 nm, preferably an R q of less than about 0.5 nm preferably an R q of less than about 0.3 nm, preferably an R q of less than about 0.2 nm, preferably an R q of less than about 0.1 nm.
  • the surface of the second layer facing the first layer preferably has an R q of less than about 10 nm, preferably an R q of less than about 5 nm, preferably an R q of less than about 3 nm, preferably an R q of less than about 2 nm, preferably an R q of less than about 1 nm, preferably an R q of less than about 0.5 nm, preferably an R q of less than about 0.3 nm, preferably an R q of less than about 0.2 nm, preferably an R q of less than about 0.1 nm.
  • a functional interface is one which forms part of the operational design of the device, such that in the absence of the interface the design of the device would be different and/or its operation would be significantly changed. More specifically, the charge carriers which are, in use, the active current of the device, move in proximity to the functional interface, either substantially parallel thereto or substantially perpendicular and therethrough.
  • the electronic device of this invention can comprise natural single crystal diamond, synthetic single crystal diamond made by high pressure-high temperature (HPHT) techniques, and synthetic single crystal diamond made by
  • CVD techniques ('single crystal CVD diamond').
  • it may comprise a combination of these, for example a first layer comprising boron doped HPHT diamond providing a first surface, and single crystal CVD diamond providing a second layer.
  • the first layer of the electronic device of this invention comprises single crystal CVD diamond.
  • this comprises single crystal CVD diamond.
  • either the first layer and/or the second layer, between which there is the interface is high purity single crystal diamond, preferably high purity single crystal CVD diamond.
  • the high purity single crystal diamond preferably has a total impurity content, excluding hydrogen and its isotopes of about 5 x 10 18 atoms per cm 3 or less, preferably about 1 x 10 18 atoms per cm 3 or less, preferably about 5 x 10 17 atoms per cm 3 or less.
  • the high purity single crystal diamond has a nitrogen content of about 5 x 10 17 atoms per cm 3 or less, preferably about 1 x 10 17 atoms per cm 3 or less, preferably about 5 x 10 16 atoms per cm 3 or less, preferably about 1 x 10 16 atoms per cm 3 or less.
  • the high purity single crystal diamond has a boron content of about 1 x 10 17 atoms per cm 3 or less, preferably about 1 x 10 16 atoms per cm 3 or less, preferably about 5 x 10 15 atoms per cm 3 or less, preferably about 1 x 10 15 atoms per cm 3 or less.
  • SIMS secondary ion mass spectroscopy
  • the total impurity, nitrogen and boron concentrations can be measured by techniques including secondary ion mass spectroscopy (SIMS).
  • SIMS can be used to provide bulk impurity concentrations and to provide 'depth profiles' of the concentration of an impurity.
  • the use of SIMS is well known in the art, for example the measurement of boron concentrations by SIMS is disclosed in WO 03/052174.
  • the interface may be formed by etching or regrowth.
  • the interface is formed by etching, preferably by isotropic etching.
  • the interface is formed by isotropic etching preferably it is prepared by ICP etching using a gas mixture containing a halogen and an inert gas.
  • the halogen is chlorine and the inert gas is argon.
  • the surface(s) which form the interface are etched at approximately the same rate irrespective of crystal orientation. This is particularly advantageous as it means that the interface may be formed from single crystal or polycrystalline diamond. This also means that the surface(s) can be etched without preferentially removing the damaged regions, as would otherwise be the case were an anisotropic etch to be used.
  • the isotropic etch removes damage from the surface without significantly roughening the surface.
  • An etched surface means the removal of a minimum thickness of material from the surface.
  • an etched surface means the removal of a minimum thickness of material from an as mechanically processed surface, preferably a mechanically prepared surface, based on grit size of last mechanical process, to provide a surface which is free or substantially free of mechanical processing damage, and is also free or substantially free of damage etch features.
  • an isotropically etched surface means that the surface roughness of the surface is not substantially increased by the etch.
  • Surface roughness measurements R q B and R q A are taken on the same area of the diamond.
  • standard area is meant an equivalent area as close as reasonably practical, using multiple measurements and statistical analysis where necessary to verify the general validity of the measurements, as is known in the art.
  • the isotropically etched surface of the invention has a roughness R q A (After the etch) and the original surface a roughness R q B (Before the etch), such that R q A /R q B is preferably less than about 1.5, more preferably less than about 1.4, more preferably less than about 1.2, more preferably less than about 1.1 , and in addition, the isotropic etch preferably provides at least one, preferably at least two of the following features:
  • R q of the etched surface is preferably less than about 10 nm, preferably less than about 5 nm, preferably less than about 2 nm, preferably less than about 1 nm, preferably less than about 0.5 nm, preferably less than about 0.3 nm.
  • R q A Removal of a thickness of material exceeding at least about 0.2 ⁇ m, more preferably at least about 0.5 ⁇ m, more preferably at least about 1.0 ⁇ m, more preferably at least about 2 ⁇ m, more preferably at least about 5 ⁇ m, more preferably at least about 10 ⁇ m.
  • surface damage layers typically have thicknesses in the range of about 0.2 ⁇ m to about 20 ⁇ m (or thicker with very aggressive lapidary techniques).
  • the etch removes a thickness of material from the surface, where the thickness of material removed is at least about 0.2 ⁇ m, more preferably at least about 0.5 ⁇ m, more preferably at least about 1.0 ⁇ m, more preferably at least about 2 ⁇ m, more preferably at least about 5 ⁇ m, more preferably at least about 10 ⁇ m.
  • the surface damage layer typically has a thickness that is about the same as the size of the largest diamond grit particle used for the last stage of lapidary processing; for example a surface scaife polished with 1-2 ⁇ m sized diamond grit will typically have a surface damage layer about 2 ⁇ m thick.
  • the amount of material removed by the method of the invention should preferably be at least about 0.2 times the size of the largest grit particles, more preferably at least about 0.5 times the size of the largest grit particles, more preferably at least about 0.8 times the size of the largest grit particles, more preferably at least about 1.0 times the size of the largest grit particles, more preferably at least about 1.5 times the size of the largest grit particles, more preferably at least about 2 times the size of the largest grit particles.
  • the surface of the single crystal diamond preferably has a surface roughness after the etch, R q , of less than about 10 nm, more preferably less than about 5 nm, more preferably less than about 2 nm, more preferably less than about 1 nm, more preferably less than about 0.5 nm, more preferably less than about 0.3 nm.
  • the interface is formed by etching it can extend across the whole of a surface of the first diamond layer, or across a proportion of the surface such as structural features etched into the surface, using known techniques such as photolithography, this portion of the surface then forming the first surface.
  • the interface is preferably a functional interface in the design of the electronic device, and is preferably one of the following interfaces deemed to be an internal surface or interface of the final device:
  • a diamond to diamond interface such as intrinsic diamond to boron doped diamond, or vice versa, or between two diamond layers of different doping concentration, where a dopant concentration changes across the interface by at least a factor of about 2, preferably by at least a factor of about 5, preferably by at least a factor of about 10, preferably by at least a factor of about 20, ⁇ a diamond to diamond interface where the level of at least one impurity changes at the interface, such that: o the impurity concentration in at least one layer is greater than 10 15 atoms/cm 3 , preferably greater than about 3 x 10 15 atoms/cm 3 , preferably greater than about 10 16 atoms/cm 3 , preferably greater than about 10 17 atoms/cm 3 , preferably greater than about 10 18 atoms/cm 3 , or o where the change in impurity concentration at the interface is by at least a factor of about 5, preferably by at least a factor of about 10, preferably by at least a factor of about 30,
  • the interface is formed by etching
  • the interface is functional interface in the design of the electronic device, and is preferably one of the following interfaces deemed to be an internal surface or interface of the final device: o a diamond to diamond interface, such as intrinsic diamond to boron doped diamond, or vice versa, or between two diamond layers of different doping concentration, where a dopant concentration changes across the interface by at least a factor of about 2, preferably by at least a factor of about 5, preferably by at least a factor of about 10, preferably by at least a factor of about 20;
  • the impurity concentration in at least one layer is greater than 10 15 atoms/cm 3 , preferably greater than about 3 x 10 15 atoms/cm 3 , preferably greater than about 10 16 atoms/cm 3 , preferably greater than about 10 17 atoms/cm 3 , preferably greater than about 10 18 atoms/cm 3 , or o where the change in impurity concentration at the interface is by at least a factor of about 5, preferably by at least a factor of about 10, preferably by at least a factor of about 30, preferably by at least a factor of about 100, and preferably where the impurity is other than hydrogen; ⁇ a diamond to non-diamond polar material interface.
  • the interface is formed by etching
  • the interface is functional interface in the design of the electronic device, and is preferably one of the following interfaces deemed to be an internal surface or interface of the final device: ⁇ a diamond to diamond interface, such as intrinsic diamond to boron doped diamond, or vice versa, or between two diamond layers of different doping concentration, where a dopant concentration changes across the interface by at least a factor of about 2, preferably by at least a factor of about 5, preferably by at least a factor of about 10, preferably by at least a factor of about 20; » a diamond to diamond interface where the level of at least one impurity changes at the interface, such that: o the impurity concentration in at least one layer is greater than 10 15 atoms/cm 3 , preferably greater than about 3 x 10 15 atoms/cm 3 , preferably greater than about 10 16 atoms/cm 3 , preferably greater than about 10 17 atoms/cm 3 , preferably greater than about 10 18 atoms/c
  • the impurity is other than hydrogen.
  • the etched diamond surface with low R q preferably is substantially free of processing damage such that the number of defects revealed by the revealing etch test is less than about 100 per mm 2 .
  • the term 'impurity' refers to atoms other than sp 3 - bonded carbon (that is carbon bonded as diamond) or hydrogen (and their isotopes) that are either intentionally or unintentionally present in the diamond of the invention.
  • a dopant is such an impurity added to modify the electronic properties of the diamond, and the material containing the dopant described as 'doped diamond'.
  • An example of an impurity which is intentionally present in the invention is boron, which is added so as to provide a source of carriers and is thus a dopant.
  • An example of an impurity which may be unintentionally present in the invention is nitrogen, which may have been incorporated as a result of being present in the source gases used for synthesis or as a residual gas in the CVD synthesis system.
  • Impurity concentrations can be measured by techniques including secondary ion mass spectroscopy (SIMS).
  • SIMS can be used to provide bulk impurity concentrations and to provide 'depth profiles' of the concentration of an impurity.
  • the use of SIMS is well known in the art, for example the measurement of boron concentrations by SIMS is disclosed in WO 03/052174.
  • Formation of the interface by regrowth is advantageous because it has the effect of distancing any damaged layer(s) from the surface(s) which forms the functional interface(s) of the device.
  • the interface is formed by growth it can be restricted to a portion of a surface of the first diamond layer by using masking techniques, this portion corresponding to the first surface, or, more preferably, it can extend across the whole of a surface of the first diamond layer, this whole surface forming the first surface.
  • growth is a much slower process than etching, e.g. ⁇ 1 ⁇ m/hr as compared to ⁇ 0.1 ⁇ m/min, there is greater scope for the control of the thickness of the layer.
  • the technique of regrowth may be more attractive than an etching technique, specifically where it is possible to reduce the effect of mechanical damage sufficiently by regrowth alone.
  • An example of such a situation might be the deposition of a buffer layer on to a substrate where the charge carriers do not move in the buffer layer.
  • An interface formed by regrowth means growing a new thin diamond layer, where the surface of this thin layer is then used as the first surface in its as grown state.
  • the interface between the mechanically processed surface and the regrowth layer preferably does not itself serve an inherent part of the device design (or as a functional interface) other than to provide a layer of material to displace or separate an interface which is designed to act as an interface in the electronic device design (a functional interface) away from an interface where there is mechanical processing damage.
  • Such a thin diamond layer is preferably grown by CVD synthesis, and is thin to limit the formation of macroscopic growth steps.
  • the thickness of this layer, grown onto a previously mechanically prepared surface is less than about 20 ⁇ m, preferably less than about 10 ⁇ m, preferably less than about 3 ⁇ m, preferably less than about 1 ⁇ m, preferably less than about 100 nm, preferably less than about 50 nm, preferably less than about 20 nm, preferably less than about 10 nm.
  • Such a thin layer may be prepared using a number of techniques including monolayer growth techniques and use of off-axis surfaces to control the propagation of surface steps, and thus retain a very flat and smooth surface.
  • the normal to the surface is preferably between 0° and about 5°, preferably between about 0.5° and about 1 °, of the normal to a ⁇ 001 ⁇ or a ⁇ 111 ⁇ surface.
  • the normal to the surface is preferably within about 10° of the great circle passing through the pole of the ⁇ 001 ⁇ surface and the pole of an adjacent ⁇ 101 ⁇ surface.
  • Such a thin layer may comprise high purity intrinsic diamond, more preferably comprising high purity intrinsic diamond with material properties conforming to the disclosures in WO 01/96633.
  • such a thin layer may comprise conductive doped diamond, for example B doped diamond.
  • the surface of this thin as-grown layer forms the first surface and preferably has an Rq of less than about 10 nm, preferably an R q of less than about 5 nm, preferably an R q of less than about 3 nm, preferably an R q of less than about 2 nm, preferably an R q of less than about 1 nm, preferably an R q of less than about 0.5 nm preferably an R q of less than about 0.3 nm, preferably an R q of less than about 0.2 nm, preferably an R q of less than about 0.1 nm.
  • this surface has very low surface roughness and in addition is free of processing damage.
  • the prepared surface onto which this layer may be grown could be any form of diamond, but is preferably CVD synthetic diamond, preferably boron doped CVD diamond.
  • the interface is one of the following interfaces deemed to be an internal surface or interface of the final device:
  • a conductive doped diamond to conductive doped diamond interface such as a boron doped diamond to boron doped diamond, where both layers contain a dopant at a concentration preferably greater than about
  • the dopant is boron.
  • a diamond to diamond interface such as intrinsic diamond to intrinsic diamond, wherein the properties of the diamond either side of the layer are sufficiently similar for the interface not to be designed to act as an interface in the electronic device design.
  • the intrinsic diamond comprises high purity intrinsic diamond with material properties conforming to the disclosures in WO 01/96633.
  • the interface is a conductive doped diamond to conductive doped diamond interface, where both layers contain a dopant at a concentration preferably greater than about 10 17 atoms/cm 3 , preferably greater than about 10 18 atoms/cm 3 , preferably greater than about 10 19 atoms/cm 3 , preferably greater than about 10 20 atoms/cm 3 , and preferably where any difference in boron doping between the layers is not relevant to device performance and the damaged layer is essentially encapsulated in a region of conducting diamond away from any active device interfaces.
  • the dopant is boron.
  • etching and regrowth may be combined, such that a surface is first etched and then a thin layer regrown to form the first surface of the first layer and subsequently the interface.
  • This approach is generally advantageous only if the etch has not been completed to sufficient depth to remove all mechanical processing damage.
  • it is envisaged that it is possible to produce an interface which has minimal surface damage. This is because the damage has first been removed by etching and then any residual damage is distanced from the functional interface by the growth of the thin diamond layer.
  • the first layer has a low dislocation density in the region of the first surface.
  • the density of dislocations breaking the first surface of the first layer is less than about 400 cm '2 , preferably less than about 300 cm “2 , preferably less than about 200 cm “2 , preferably less than about 100 cm “2 , measured over an area of greater than about 0.014 cm 2 , preferably greater than about 0.1 cm 2 , preferably greater than about 0.25 cm 2 , preferably greater than about 0.5 cm 2 , preferably greater than about 1 cm 2 , and preferably greater than about 2 cm 2 .
  • the first surface of the first layer forming one side of the interface is substantially free from damage introduced by post-growth mechanical processing of the as-grown surface to a depth of at least about 1 nm, preferably at least about 2 nm, preferably at least about 5 nm, preferably at least about 10 nm, preferably at least about 20 nm, preferably at least about 50 nm, preferably at least about 100 nm, preferably at least about 200 nm, preferably at least about 500 nm.
  • damage which includes microfractures and mechanically-generated point and extended defects, can have a detrimental effect on the performance of a device through carrier scattering and trapping, perturbation of the local electric field and degradation of the breakdown electric field.
  • thick layers of single crystal CVD diamond in the as-grown state are not suitable for use as the first layer and their surfaces are not suitable for use as the first surface because of the presence of non-planar features that can develop during thick growth.
  • the presence of non-planar features even if they are epitaxial to the underlying surface, results in surfaces being present that do not have the same crystallographic characteristics. For example, hillocks with surfaces formed by ⁇ 111 ⁇ planes may be present on the ⁇ 001 ⁇ surface. This is undesirable as in subsequent growth it can result in the presence of regions of different growth sector and produce regions which have different properties. Further, boundaries between regions of different growth sectors can be the source of dislocations which are detrimental to the electronic properties of the device. Therefore, it is desirable to ensure that the surface is flat i.e. has an Rq as defined above and is free from surface features.
  • the diamond layer on which the electronic surface is to be prepared needs to sufficient rigid and robust for processing and handling, and consequently the fabrication of an electronic device usually starts from a thick diamond layer.
  • a number of methods provided in this invention of producing a suitable diamond surface from the as-grown surface of a thick diamond layer which processing steps are included in the method.
  • a single crystal CVD layer is considered to be thick when its thickness exceeds about 20 ⁇ m.
  • a first surface may be prepared on the thick diamond layer using mechanical lapping and polishing processes, which have been optimised for minimum surface damage by using feedback from, for example, a revealing etch.
  • Such a technique is described in for example WO 01/96633. Whilst such a surface may have a low damage level, it is unlikely to be sufficiently free of damage to obtain more than adequate performance from the device.
  • the first surface may then be prepared from a processed surface, preferably from a mechanically processed surface, preferably a mechanically prepared surface itself optimised for minimum surface damage by using the method above, by using a further processing stage comprising chemical etch or other forms of etching, such as ion beam milling, plasma etching or laser ablation, and more preferably plasma etching.
  • a further processing stage comprising chemical etch or other forms of etching, such as ion beam milling, plasma etching or laser ablation, and more preferably plasma etching.
  • the etching stage removes at least about 10 nm, preferably at least about 100 nm, more preferably at least about 1 ⁇ m, more preferably at least about 2 ⁇ m, more preferably at least about 5 ⁇ m, more preferably at least about 10 ⁇ m.
  • the etching stage removes less than about 100 ⁇ m, preferably less than about 50 ⁇ m, preferably less than about 20 ⁇ m.
  • This further processed surface preferably has an R q of less than about 10 nm, preferably an R q of less than about 5 nm, preferably an R q of less than about 3 nm, preferably an R q of less than about 2 nm, preferably an R q of less than about 1 nm, preferably an R q of less than about 0.5 nm preferably an R q of less than about 0.3 nm, preferably an R q of less than about 0.2 nm, preferably an R q of less than about 0.1 nm.
  • the first surface may be prepared from a processed surface, preferably from a mechanically processed surface, preferably a mechanically prepared surface itself optimised for minimum surface damage by using the method above, or from an etched surface such as those described above, by growing a further thin layer of diamond on the surface, preferably using a CVD process.
  • the processed surface Prior to deposition of the further thin layer of diamond (termed regrowth), the processed surface has an R q of less than about 10 nm, preferably an R q of less than about 5 nm, preferably an R q of less than about 3 nm, preferably an R q of less than about 2 nm, preferably an R q of less than about 1 nm, preferably an R q of less than about 0.5 nm preferably an R q of less than about 0.3 nm, preferably an R q of less than about 0.2 nm, preferably an R q of less than about 0.1 nm.
  • the new as grown regrowth surface has an R q of less than about 10 nm, preferably an R q of less than about 5 nm, preferably an R q of less than about 3 nm, preferably an R q of less than about 2 nm, preferably an R q of less than about 1 nm, preferably an R q of less than about 0.5 nm preferably an R q of less than about 0.3 nm, preferably an R q of less than about 0.2 nm, preferably an R q of less than about 0.1 nm.
  • the etching is achieved by ICP etching, preferably using a gas mixture containing a halogen and an inert gas, preferably where the inert gas is argon, and preferably where the halogen is chlorine.
  • the electronic device may be a 2-terminal device, such as a diode.
  • the electronic device may have at least 3 terminals, such as a 3-terminal transistor.
  • the electronic device is preferably a transistor, preferably a field effect transistor.
  • the electronic device comprises a functional interface between two solid materials, wherein the interface is formed by a planar first surface of a first layer of single crystal diamond, wherein the planar first surface has preferably been mechanically processed and subsequently isotropically etched and a second layer formed on the first surface of the first diamond layer, the second layer being solid, non-metallic and selected from diamond, a polar material and a dielectric material, and wherein the planar first surface of the first layer of single crystal diamond has an R q of less than about 10 nm, preferably an R q of less than about 5 nm, preferably an R q of less than about 3 nm, preferably an R q of less than about 2 nm, preferably an Rq of less than about 1 nm, preferably an R q of less than about 0.5 nm preferably an R q of less than about 0.3 nm, preferably an R q of less than about 0.2 nm, preferably an R q of less than less than
  • the diamond electronic device comprises a functional interface between two solid materials, wherein the interface is formed by a planar first surface of a first layer of single crystal diamond and a second layer formed on the first surface of the first diamond layer, the second layer being solid, non-metallic and selected from diamond, a polar material and a dielectric material, and wherein the planar first surface of the first layer of single crystal diamond has an R q of less than about 1 nm and wherein the first surface of the diamond layer is a surface of a diamond layer, preferably having a thickness of less than about 20 ⁇ m, preferably less than about 10 ⁇ m, preferably less than about 3 ⁇ m, preferably less than about 1 ⁇ m, preferably less than about 100 nm, preferably less than about 50 nm, preferably less than about 20 nm, preferably less than about 10 nm, grown on a single crystal diamond layer.
  • the electronic device comprises a functional interface between two solid materials, wherein the interface is formed by a planar first surface of a first layer of single crystal diamond, wherein the planar first surface has preferably been mechanically processed and subsequently isotropically etched and a second layer formed on the first surface of the first diamond layer, the second layer being solid, non-metallic and selected from diamond, a polar material and a dielectric material, and wherein the planar first surface of the first layer of single crystal diamond has an R q of less than about 10 nm, preferably an R q of less than about 5 nm, preferably an R q of less than about 3 nm, preferably an R q of less than about 2 nm, preferably an R q of less than about 1 nm, preferably an R q of less than about 0.5 nm preferably an R q of less than about 0.3 nm, preferably an R q of less than about 0.2 nm, preferably an R q of less than less than less than about
  • Rq is also known as the 'root mean square' (or RMS) roughness.
  • a surface may also be quantified by its R a value (also referred as 'average roughness' or 'centre line average'):
  • Ra (
  • R a and R q may be measured along lines (a one-dimensional measurement) or over areas (a two-dimensional measurement).
  • An area measurement is essentially a series of parallel line measurements.
  • the R q value is normally measured over a 1 ⁇ m by 1 ⁇ m area or 2 ⁇ m by 2 ⁇ m area using a scanning probe instrument such as an atomic force microscope (AFM).
  • a scanning probe instrument such as an atomic force microscope (AFM).
  • the extent of sub-surface damage can be revealed and quantified using a deliberately anisotropic thermal revealing etch.
  • the revealing etch preferentially oxidises regions of damaged diamond and therefore allows such regions to be identified and thereafter quantified. Regions containing sub-surface damage from mechanical processing are typically darkened or even blackened by the revealing etch.
  • the revealing etch consists of: (i) examining the surface at a magnification of 50 times using reflected light with a typical metallurgical microscope to ensure that there are no surface features present,
  • step (iv) repeating steps (ii) and (iii) and comparing the measured density of defects with that of the previous cycle until the following condition is met: if the number density of defects counted is less than or equal to 150%, preferably less than or equal to 120%, of the number density determined in the previous cycle, then all the defects are deemed to be revealed and the measurement recorded is the average of the measurements of the last two cycles, if not the cycle is repeated again.
  • the number density of defects is measured by the following method: (i) the defects to be counted are those defects visible at a magnification of 50 times with a typical metallurgical microscope which fall totally or partially within a rectangular area 1 mm x 0.2 mm projected onto the surface being characterised,
  • the area is selected at random over the surface or portion of the surface to be characterised and randomly oriented
  • the defects are counted in a minimum of 5 such areas
  • the number density of defects is calculated by dividing the total number of defects counted by the total area examined to give a number density in defect per mm 2 .
  • the above method is adapted by completing the defect count over the whole area as a single measurement.
  • the number density of defects revealed in a surface of single crystal CVD diamond prepared by the method of the invention is less about 100 per mm 2 , preferably less than about 50 per mm 2 , preferably less than about 20 per mm 2 , preferably less than about 10 per mm 2 , preferably less than about 5 per mm 2 .
  • the damage free interface functional interface is formed between doped conducting diamond and intrinsic diamond, and is formed by one of the following methods: * By regrowth, wherein the boron doped layer is formed, and a planar surface formed on the doped diamond by lapidary or mechanical processing. A further thin B doped layer is then grown onto this layer, preferably using growth conditions selected to minimise roughening and preferably keeping the layer sufficiently thin and in the thickness range 10 nm - 20 ⁇ m, more preferably in the thickness range 100 nm - 10 ⁇ m, more preferably in the thickness range 1 ⁇ m - 10 ⁇ m to minimise roughening, and thus encapsulating the surface with mechanical damage between two regions of doped conducting diamond.
  • a high purity intrinsic diamond layer is grown onto the regrown layer surface, this layer preferably comprising high purity intrinsic diamond with material properties conforming to the disclosures in WO01/96633 thus forming a damage free interface between the thin doped conducting diamond layer and a further layer of intrinsic diamond which is displaced from the damage layer encapsulated within the boron doped layer.
  • etching wherein the conducting doped diamond layer is formed, and a planar surface formed on the doped diamond by lapidary or mechanical processing. This surface is then etched, preferably using a plasma etch, more preferably an Argon/Chlorine plasma etch.
  • a further thin B doped layer may be regrown onto this layer, preferably using growth conditions selected to minimise roughening and preferably keeping the layer sufficiently thin and in the thickness range 10 nm - 20 ⁇ m, more preferably in the thickness range 100 nm - 310 ⁇ m, more preferably in the thickness range 1 ⁇ m - 10 ⁇ m to minimise roughening.
  • this optional layer is not used.
  • a high purity intrinsic diamond layer is grown onto the etched surface, or optional regrown layer surface, this layer preferably comprising high purity intrinsic diamond with material properties conforming to the disclosures in WO 01/96633, thus forming a damage free interface between the conducting diamond layer and a further layer of intrinsic diamond.
  • the diode structure above may be formed between a heavily boron doped layer providing a highly conductive layer, and a lightly boron doped layer providing the reverse voltage hold-off.
  • the damage free interface is formed by etching or regrowth so that the damage free surface is prepared in the intrinsic diamond.
  • the damage free surface is parallel to the primary current flow in the device, with this current flow taking place primarily in the intrinsic diamond layer adjacent to the damage free surface, and that current flow is in close proximity to the interface, typically less than 1 ⁇ m and more typically less than about 100 nm.
  • 2-dimensional charge carrier gas where the meaning of the term "2-dimensional charge carrier gas" is as is normally understood in the art, present in the intrinsic diamond adjacent to the damage free surface.

Abstract

The present invention relates to a diamond electronic device comprising a functional interface between two solid materials, wherein the interface is formed by a planar first surface of a first layer of single crystal diamond and a second layer formed on the first surface of the first diamond layer, the second layer being solid, non-metallic and selected from diamond, a polar material and a dielectric material, and wherein the planar first surface of the first layer of single crystal diamond has an Rq of less than 10 nm and has at least one of the following characteristics: (a) the first surface is an etched surface; (b) a density of dislocations in the first diamond layer breaking the first surface is less than 400 cm-2 measured over an area greater than 0.014 cm2; (c) a density of dislocations in the second layer breaking a notional or real surface lying within the second layer parallel to the interface and within 50 μm of the interface is less than 400 cm-2 measured over an area greater than 0.014 cm2; and (d) the first surface has an Rq less than 1 nm.

Description

DIAMOND ELECTRONIC DEVICES AND METHODS FOR THEIR
MANUFACTURE
The present invention relates to electronic devices fabricated in diamond, and to methods of manufacture of these electronic devices in order to obtain high performance.
BACKGROUND OF THE INVENTION
The present generation of high frequency (HF) and microwave signals is mostly based on Si and GaAs devices. Due to physical limitations, these devices cannot achieve power levels higher than a few hundred watts (depending on the frequency to be amplified) in simple solid-state device configurations. Wide band gap materials (diamond, SiC, GaN, etc), in principle, allow for higher power amplification per unit gate length at microwave frequencies. This is because a larger bias voltage, and hence a larger voltage amplitude on the microwave signal, can be supported across the transistor channel region over which the current is modulated. In effect, the higher breakdown electric field of a wide band gap semiconductor is exploited. In microwave transistors, the ability to support high voltage is particularly desirable since, generally, power has to be transferred to a relatively high impedance (for example 50 Ω) load.
The use of diamond in manufacturing transistors of various types has been described in, for example, JP-A-60246627, EP 0 343 963 B1 and WO 2006/117621 A1.
WO 2006/117621 A1 discloses a metal semiconductor field-effect transistor (MESFET). The MESFET is manufactured by providing a single crystal diamond material substrate having a growth surface on which further layers of diamond material can be deposited, depositing a plurality of further diamond layers on the substrate growth surface, and attaching appropriate contacts to the respective diamond layers, thereby defining a transistor structure. The further diamond layers deposited on the substrate include a boron doped interface layer (a "delta-doped" layer). Such a design presents several synthesis challenges. The main challenge is the requirement to produce nanometer-thin boron layers which transition very abruptly to an intrinsic layer (e.g. a change in B concentration from about 1015 B atoms per cm3 to about 1020 B atoms per cm3 in a few nm). Growing such boron layers (delta layers) is dependent upon a number of crucial steps including substrate surface preparation for flatness and smoothness and diamond growth conditions. In this type of device, the holes (acting as charge carriers) are essentially localised in a thin intrinsic diamond layer in the immediate vicinity of the boron acceptors in the delta layer.
An alternative design, described in co-pending application number GB0701186.9 provides a structure in which the charge carriers and ionised acceptors/donors are spatially separated leading to particular advantages in terms of device manufacture and performance. This is achieved by putting a polar layer in contact with the diamond surface in order to substantially confine the carriers in the diamond within a thin diamond surface layer adjacent to the polar layer.
Work has also taken place on diamond surface devices. These are not generally perceived as being practical devices in the long term, because they are in general intrinsically unstable, but they do offer a route to characterising the behaviour of diamond. A surface device utilises the fact that under certain circumstances a hydrogen terminated diamond surface has free carriers in a surface layer formed by band bending which can then be used in the fabrication of a device. The instability arises in these devices because further species need to be adsorbed to the hydrogen terminated surface in order to induce the band bending, and these species, and the hydrogen termination itself, can be lost, for example if the device is heated. Preparation of diamond surfaces has historically focused on providing flat surfaces. Flat surfaces in diamond can generally only be prepared in the first instance by mechanical processing. Subsequently any further treatment tends to roughen or pit the surface because of anisotropic behaviour. WO 01/06633 reported that in homoepitaxial CVD diamond synthesis there is benefit in mechanically preparing a substrate surface which is flat and where the process is optimised to minimise sub-surface damage. Subsequently these surfaces are etched using an anisotropic etch such as a hydrogen etch or an oxygen etch prior to synthesis (preferably in-situ and immediately preceding growth), and this etch, being anisotropic reveals the sub-surface damage in the form of pits, so that synthesis takes place on a surface of reduced surface damage, but which is no longer completely flat, being roughened or pitted by the etch. This relatively damage free but etch roughened surface is then suitable for growth according to that disclosure.
WO 2006/117621 reveals that in fabrication of some electronic devices mechanical processes can be used to obtain parallel faces to the electronic material, and that this processing can be optimised to achieve both flatness or smoothness and the minimisation of subsurface damage, although the latter is not eliminated.
Electronic devices are manufactured in a number of materials. Typically fabrication of electronic devices comprises the preparation of a substrate and the synthesis of one or more 'epi' or epitaxial layers on this substrate. The epitaxial layers can differ from the substrate in a number of ways:
« Higher purity and/or lower dislocation content, since these can be difficult to control in bulk grown substrate material
» Dopant concentrations, for example the substrate can be insulating to provide isolation, and the epilayers doped to provide the active device regions. ® In the case of heteroepitaxial layers, the basic material in the epilayer can be different.
The situation in diamond is different: * The highest purity material can be grown in thick layers, although the final surface of such thick layers is not flat.
« Any interface, or new start of growth, in the diamond can be a source of generation of new dislocations, so the number of interfaces is in general minimised. • True single crystal diamond cannot be grown heteroepitaxially, so a diamond single crystal substrate is always used. Heteroepitaxial material can sometimes be described as single crystal from, for example, visual inspection of the growth surface, but still retains regions of crystal misoriented with respect to one another and separated by low angle boundaries.
One area of similarity between diamond and more conventional electronic materials is that diamond can be doped, typically using boron. Doped layers are generally formed by CVD growth, generally in a separate growth stage to the intrinsic layer.
SUMMARY OF THE INVENTION
The present invention provides a diamond electronic device comprising a functional interface between two solid materials, wherein the interface is formed by a planar first surface of a first layer of single crystal diamond and a second layer formed on the first surface of the first diamond layer, the second layer being solid, non-metallic and selected from diamond, a polar material and a dielectric material, and wherein the planar first surface of the layer of single crystal diamond has an Rq of less than 10 nm and has at least one, preferably at least two, preferably at least three, preferably all four of the following characteristics:
(a) the first surface is an etched surface, preferably an isotropically etched surface; (b) a density of dislocations in the first diamond layer breaking the surface is less than 400 cm"2 measured over an area greater than 0.014 cm2;
(c) a density of dislocations in the second layer breaking a notional or real surface lying within the second layer parallel to the interface and within 50 μm of the interface is less than 400 cm"2 measured over an area greater than 0.014 cm2; and
(d) the first surface has an Rq less than 1 nm.
Features (a) - (d) refer to the preparation of the diamond surface, and it is generally preferred that the diamond surface has at least one, more preferably 2 (two), more preferably 3 (three), more preferably all 4 (four) of the characteristics (a) - (d).
In addition to having at least one of the characteristics (a) to (d), preferably the functional interface of the diamond electronic device of the present invention has regions with a layer of charge carriers adjacent thereto such that the charge carriers form the active device current where, in use, the charge carriers either move substantially parallel to the interface or the charge carriers move substantially perpendicular to and through the interface.
An interface prepared according to the above method will be termed a 'damage free planar interface'.
Preferably the interface formed, by a planar first surface of a first layer of single crystal diamond and a second layer formed on the first surface of the first diamond layer, is an internal interface. In a further aspect, the present invention provides a diamond electronic device comprising a functional interface between two solid materials, wherein the interface is formed by a planar first surface of a first layer of single crystal diamond wherein the planar first surface has been mechanically processed and a second layer formed on the first surface of the first diamond layer, the second layer being solid, non-metallic and selected from diamond, a polar material and a dielectric material, and wherein the planar first surface of the first layer of single crystal diamond has an Rq of less than 10 nm and wherein the planar surface of the first layer of single crystal diamond is substantially free of residual damage due to mechanical processing.
Preferably the number density of defects revealed by a revealing etch in the functional planar surface is less than about 100 mm2, preferably less than about 50 per mm2, preferably less than about 20 per mm2, preferably less than about 10 per mm2, preferably less than about 5 per mm2.
Preferably the planar surface of the first layer of single crystal diamond material is prepared from a processed surface, preferably a mechanically processed surface, preferably a mechanically prepared surface.
As used herein, the term "mechanically processed" means that the surface has been subjected to a step involving conventional polishing and lapping techniques. As used herein, the term "mechanically prepared" refers to a surface that has been mechanically processed such that it is suitable for a specific intended purpose. This might include processing by a route optimised to minimise the amount of sub-surface damage as opposed to an arbitrary combination of lapping and polishing steps.
In a further aspect, the present invention provides a method for producing a diamond electronic device comprising providing a diamond layer having a thickness of greater than about 20 μm; preparing a first surface of the diamond layer by mechanical means to a have a surface roughness Rq of less than about 10 nm; etching the first surface of the diamond layer to form a planar first surface having a surface roughness Rq of less than about 10 nm; and forming a second layer on the planar first surface of the diamond layer to form a functional interface between the diamond layer and the second layer, wherein the second layer is solid, non-metallic and selected from diamond, a polar material and a dielectric material.
In a further aspect, the present invention provides a method for producing a diamond electronic device comprising providing a diamond layer having a thickness of greater than about 20 μm; preparing a first surface of the diamond layer by mechanical means to a have a surface roughness Rq of less than about
10 nm; growing a thin layer of diamond, preferably having a thickness of less than about 20 μm, on the first surface of the diamond layer to from a planar first surface having a surface roughness Rq of less than about 10 nm; and forming a second layer on the planar first surface of the diamond layer to form a functional interface between the diamond layer and the second layer, wherein the second layer is solid, non-metallic and selected from diamond, a polar material and a dielectric material.
Preferably the diamond layer is single crystal diamond.
In the context of this invention, a planar interface is an interface which is not necessarily flat over large dimensions, e.g. over dimensions larger than about 1 μm, more preferably larger than about 10 μm, more preferably larger than 100 about μm, more preferably larger than about 1 mm, but on this scale may show a degree of curvature. However the interface is planar because it is free of sharp features which may degrade the performance of the device by causing scattering of the charge carriers. In particular, the first surface of the first layer, and preferably the interface formed on it, preferably has root-mean-square roughness Rq of less than about 10 nm, preferably an Rq of less than about 5 nm, preferably an Rq of less than about 3 nm, preferably an Rq of less than about 2 nm, preferably an Rq of less than about 1 nm, preferably an Rq of less than about 0.5 nm preferably an Rq of less than about 0.3 nm, preferably an Rq of less than about 0.2 nm, preferably an Rq of less than about 0.1 nm. Furthermore, the surface of the second layer facing the first layer preferably has an Rq of less than about 10 nm, preferably an Rq of less than about 5 nm, preferably an Rq of less than about 3 nm, preferably an Rq of less than about 2 nm, preferably an Rq of less than about 1 nm, preferably an Rq of less than about 0.5 nm, preferably an Rq of less than about 0.3 nm, preferably an Rq of less than about 0.2 nm, preferably an Rq of less than about 0.1 nm.
A functional interface is one which forms part of the operational design of the device, such that in the absence of the interface the design of the device would be different and/or its operation would be significantly changed. More specifically, the charge carriers which are, in use, the active current of the device, move in proximity to the functional interface, either substantially parallel thereto or substantially perpendicular and therethrough.
The electronic device of this invention can comprise natural single crystal diamond, synthetic single crystal diamond made by high pressure-high temperature (HPHT) techniques, and synthetic single crystal diamond made by
CVD techniques ('single crystal CVD diamond'). Alternatively it may comprise a combination of these, for example a first layer comprising boron doped HPHT diamond providing a first surface, and single crystal CVD diamond providing a second layer.
Preferably the first layer of the electronic device of this invention comprises single crystal CVD diamond. Preferably where the second layer is diamond this comprises single crystal CVD diamond. Preferably, either the first layer and/or the second layer, between which there is the interface, is high purity single crystal diamond, preferably high purity single crystal CVD diamond.
The high purity single crystal diamond preferably has a total impurity content, excluding hydrogen and its isotopes of about 5 x 1018 atoms per cm3 or less, preferably about 1 x 1018 atoms per cm3 or less, preferably about 5 x 1017 atoms per cm3 or less.
Alternatively or in addition, the high purity single crystal diamond has a nitrogen content of about 5 x 1017 atoms per cm3 or less, preferably about 1 x 1017 atoms per cm3 or less, preferably about 5 x 1016 atoms per cm3 or less, preferably about 1 x 1016 atoms per cm3 or less.
Alternatively or in addition, the high purity single crystal diamond has a boron content of about 1 x 1017 atoms per cm3 or less, preferably about 1 x 1016 atoms per cm3 or less, preferably about 5 x 1015 atoms per cm3 or less, preferably about 1 x 1015 atoms per cm3 or less.
The total impurity, nitrogen and boron concentrations can be measured by techniques including secondary ion mass spectroscopy (SIMS). SIMS can be used to provide bulk impurity concentrations and to provide 'depth profiles' of the concentration of an impurity. The use of SIMS is well known in the art, for example the measurement of boron concentrations by SIMS is disclosed in WO 03/052174.
The interface may be formed by etching or regrowth. Preferably the interface is formed by etching, preferably by isotropic etching. Where the interface is formed by isotropic etching preferably it is prepared by ICP etching using a gas mixture containing a halogen and an inert gas. Preferably the halogen is chlorine and the inert gas is argon. Advantageously, by use of the technique of isotropic etching, the surface(s) which form the interface are etched at approximately the same rate irrespective of crystal orientation. This is particularly advantageous as it means that the interface may be formed from single crystal or polycrystalline diamond. This also means that the surface(s) can be etched without preferentially removing the damaged regions, as would otherwise be the case were an anisotropic etch to be used. Thus, the isotropic etch removes damage from the surface without significantly roughening the surface.
ETCHING
An etched surface means the removal of a minimum thickness of material from the surface.
In one embodiment, an etched surface means the removal of a minimum thickness of material from an as mechanically processed surface, preferably a mechanically prepared surface, based on grit size of last mechanical process, to provide a surface which is free or substantially free of mechanical processing damage, and is also free or substantially free of damage etch features.
As indicated above, an isotropically etched surface means that the surface roughness of the surface is not substantially increased by the etch. Surface roughness measurements Rq B and Rq A are taken on the same area of the diamond. By "same area" is meant an equivalent area as close as reasonably practical, using multiple measurements and statistical analysis where necessary to verify the general validity of the measurements, as is known in the art. In particular the isotropically etched surface of the invention has a roughness Rq A (After the etch) and the original surface a roughness Rq B (Before the etch), such that Rq A/Rq B is preferably less than about 1.5, more preferably less than about 1.4, more preferably less than about 1.2, more preferably less than about 1.1 , and in addition, the isotropic etch preferably provides at least one, preferably at least two of the following features:
« an etched surface which is smooth and preferably smoother than the initially prepared surface, and in particular where the Rq of the etched surface (Rq A) is preferably less than about 10 nm, preferably less than about 5 nm, preferably less than about 2 nm, preferably less than about 1 nm, preferably less than about 0.5 nm, preferably less than about 0.3 nm. β Removal of a thickness of material exceeding at least about 0.2 μm, more preferably at least about 0.5 μm, more preferably at least about 1.0 μm, more preferably at least about 2 μm, more preferably at least about 5 μm, more preferably at least about 10 μm.
Removal, by etching, of a minimum thickness of material from the as mechanically processed surface based on grit size of last mechanical process, to provide a surface which is free or substantially free of mechanical processing damage, requires the removal of sufficient depth to significantly reduce the surface damage and thus needs removal by etching of the same order of thickness as the surface damage layer. Typically surface damage layers have thicknesses in the range of about 0.2 μm to about 20 μm (or thicker with very aggressive lapidary techniques). Thus preferably the etch removes a thickness of material from the surface, where the thickness of material removed is at least about 0.2 μm, more preferably at least about 0.5 μm, more preferably at least about 1.0 μm, more preferably at least about 2 μm, more preferably at least about 5 μm, more preferably at least about 10 μm. The surface damage layer typically has a thickness that is about the same as the size of the largest diamond grit particle used for the last stage of lapidary processing; for example a surface scaife polished with 1-2 μm sized diamond grit will typically have a surface damage layer about 2 μm thick. Therefore, to minimise the amount of damage from lapidary processing that remains after etching by the method of the invention, the amount of material removed by the method of the invention should preferably be at least about 0.2 times the size of the largest grit particles, more preferably at least about 0.5 times the size of the largest grit particles, more preferably at least about 0.8 times the size of the largest grit particles, more preferably at least about 1.0 times the size of the largest grit particles, more preferably at least about 1.5 times the size of the largest grit particles, more preferably at least about 2 times the size of the largest grit particles. After the etch, the surface of the single crystal diamond preferably has a surface roughness after the etch, Rq, of less than about 10 nm, more preferably less than about 5 nm, more preferably less than about 2 nm, more preferably less than about 1 nm, more preferably less than about 0.5 nm, more preferably less than about 0.3 nm.
Where the interface is formed by etching it can extend across the whole of a surface of the first diamond layer, or across a proportion of the surface such as structural features etched into the surface, using known techniques such as photolithography, this portion of the surface then forming the first surface.
Where the interface is formed by etching, the interface is preferably a functional interface in the design of the electronic device, and is preferably one of the following interfaces deemed to be an internal surface or interface of the final device:
* a diamond to diamond interface, such as intrinsic diamond to boron doped diamond, or vice versa, or between two diamond layers of different doping concentration, where a dopant concentration changes across the interface by at least a factor of about 2, preferably by at least a factor of about 5, preferably by at least a factor of about 10, preferably by at least a factor of about 20, β a diamond to diamond interface where the level of at least one impurity changes at the interface, such that: o the impurity concentration in at least one layer is greater than 1015 atoms/cm3, preferably greater than about 3 x 1015 atoms/cm3, preferably greater than about 1016 atoms/cm3, preferably greater than about 1017 atoms/cm3, preferably greater than about 1018 atoms/cm3, or o where the change in impurity concentration at the interface is by at least a factor of about 5, preferably by at least a factor of about 10, preferably by at least a factor of about 30, preferably by at least a factor of about 100, and preferably where the impurity is other than hydrogen; β a diamond to non-diamond polar material interface; β a diamond to a non-diamond dielectric material interface.
Where the interface is formed by etching, more preferably the interface is functional interface in the design of the electronic device, and is preferably one of the following interfaces deemed to be an internal surface or interface of the final device: o a diamond to diamond interface, such as intrinsic diamond to boron doped diamond, or vice versa, or between two diamond layers of different doping concentration, where a dopant concentration changes across the interface by at least a factor of about 2, preferably by at least a factor of about 5, preferably by at least a factor of about 10, preferably by at least a factor of about 20;
• a diamond to diamond interface where the level of at least one impurity changes at the interface, such that: o the impurity concentration in at least one layer is greater than 1015 atoms/cm3, preferably greater than about 3 x 1015 atoms/cm3, preferably greater than about 1016 atoms/cm3, preferably greater than about 1017 atoms/cm3, preferably greater than about 1018 atoms/cm3, or o where the change in impurity concentration at the interface is by at least a factor of about 5, preferably by at least a factor of about 10, preferably by at least a factor of about 30, preferably by at least a factor of about 100, and preferably where the impurity is other than hydrogen; β a diamond to non-diamond polar material interface.
Where the interface is formed by etching, more preferably the interface is functional interface in the design of the electronic device, and is preferably one of the following interfaces deemed to be an internal surface or interface of the final device: β a diamond to diamond interface, such as intrinsic diamond to boron doped diamond, or vice versa, or between two diamond layers of different doping concentration, where a dopant concentration changes across the interface by at least a factor of about 2, preferably by at least a factor of about 5, preferably by at least a factor of about 10, preferably by at least a factor of about 20; » a diamond to diamond interface where the level of at least one impurity changes at the interface, such that: o the impurity concentration in at least one layer is greater than 1015 atoms/cm3, preferably greater than about 3 x 1015 atoms/cm3, preferably greater than about 1016 atoms/cm3, preferably greater than about 1017 atoms/cm3, preferably greater than about 1018 atoms/cm3, or o where the change in impurity concentration at the interface is by at least a factor of about 5, preferably by at least a factor of about
10, preferably by at least a factor of about 30, preferably by at least a factor of about 100, and preferably where the impurity is other than hydrogen.
Furthermore the etched diamond surface with low Rq preferably is substantially free of processing damage such that the number of defects revealed by the revealing etch test is less than about 100 per mm2. In the context of this invention the term 'impurity' refers to atoms other than sp3- bonded carbon (that is carbon bonded as diamond) or hydrogen (and their isotopes) that are either intentionally or unintentionally present in the diamond of the invention. A dopant is such an impurity added to modify the electronic properties of the diamond, and the material containing the dopant described as 'doped diamond'. An example of an impurity which is intentionally present in the invention is boron, which is added so as to provide a source of carriers and is thus a dopant. An example of an impurity which may be unintentionally present in the invention is nitrogen, which may have been incorporated as a result of being present in the source gases used for synthesis or as a residual gas in the CVD synthesis system.
Impurity concentrations can be measured by techniques including secondary ion mass spectroscopy (SIMS). SIMS can be used to provide bulk impurity concentrations and to provide 'depth profiles' of the concentration of an impurity. The use of SIMS is well known in the art, for example the measurement of boron concentrations by SIMS is disclosed in WO 03/052174.
REGROWTH
Formation of the interface by regrowth is advantageous because it has the effect of distancing any damaged layer(s) from the surface(s) which forms the functional interface(s) of the device.
Where the interface is formed by growth it can be restricted to a portion of a surface of the first diamond layer by using masking techniques, this portion corresponding to the first surface, or, more preferably, it can extend across the whole of a surface of the first diamond layer, this whole surface forming the first surface. As growth is a much slower process than etching, e.g. ~1 μm/hr as compared to ~0.1 μm/min, there is greater scope for the control of the thickness of the layer.
In some circumstances, the technique of regrowth may be more attractive than an etching technique, specifically where it is possible to reduce the effect of mechanical damage sufficiently by regrowth alone. An example of such a situation might be the deposition of a buffer layer on to a substrate where the charge carriers do not move in the buffer layer.
An interface formed by regrowth means growing a new thin diamond layer, where the surface of this thin layer is then used as the first surface in its as grown state.
The interface between the mechanically processed surface and the regrowth layer preferably does not itself serve an inherent part of the device design (or as a functional interface) other than to provide a layer of material to displace or separate an interface which is designed to act as an interface in the electronic device design (a functional interface) away from an interface where there is mechanical processing damage.
Such a thin diamond layer is preferably grown by CVD synthesis, and is thin to limit the formation of macroscopic growth steps. The thickness of this layer, grown onto a previously mechanically prepared surface, is less than about 20 μm, preferably less than about 10 μm, preferably less than about 3 μm, preferably less than about 1 μm, preferably less than about 100 nm, preferably less than about 50 nm, preferably less than about 20 nm, preferably less than about 10 nm.
Such a thin layer may be prepared using a number of techniques including monolayer growth techniques and use of off-axis surfaces to control the propagation of surface steps, and thus retain a very flat and smooth surface. Where the surface upon which the thin layer is grown has Miller indices close to those of a {001} surface, this being the surface upon which homoepitaxial CVD diamond growth is most easily accomplished, the normal to the surface is preferably between 0° and about 5°, preferably between about 0.5° and about 1 °, of the normal to a {001} or a {111} surface. Where the surface is close to a {001} surface, the normal to the surface is preferably within about 10° of the great circle passing through the pole of the {001} surface and the pole of an adjacent {101} surface.
Such a thin layer may comprise high purity intrinsic diamond, more preferably comprising high purity intrinsic diamond with material properties conforming to the disclosures in WO 01/96633.
Alternatively such a thin layer may comprise conductive doped diamond, for example B doped diamond.
The surface of this thin as-grown layer forms the first surface and preferably has an Rq of less than about 10 nm, preferably an Rq of less than about 5 nm, preferably an Rq of less than about 3 nm, preferably an Rq of less than about 2 nm, preferably an Rq of less than about 1 nm, preferably an Rq of less than about 0.5 nm preferably an Rq of less than about 0.3 nm, preferably an Rq of less than about 0.2 nm, preferably an Rq of less than about 0.1 nm. Thus, this surface has very low surface roughness and in addition is free of processing damage.
The prepared surface onto which this layer may be grown could be any form of diamond, but is preferably CVD synthetic diamond, preferably boron doped CVD diamond. Furthermore, where the interface is formed by regrowth, preferably the interface is one of the following interfaces deemed to be an internal surface or interface of the final device:
» A conductive doped diamond to conductive doped diamond interface, such as a boron doped diamond to boron doped diamond, where both layers contain a dopant at a concentration preferably greater than about
1017 atoms/cm3, preferably greater than about 1018 atoms/cm3, preferably greater than about 1019 atoms/cm3, preferably greater than about 1020 atoms/cm3, and preferably where any difference in boron doping between the layers is not relevant to device performance and the damaged layer is essentially encapsulated in a region of conducting diamond away from any active device interfaces. Preferably the dopant is boron.
A diamond to diamond interface, such as intrinsic diamond to intrinsic diamond, wherein the properties of the diamond either side of the layer are sufficiently similar for the interface not to be designed to act as an interface in the electronic device design. Preferably the intrinsic diamond comprises high purity intrinsic diamond with material properties conforming to the disclosures in WO 01/96633.
More preferably, where the interface is formed by regrowth, the interface is a conductive doped diamond to conductive doped diamond interface, where both layers contain a dopant at a concentration preferably greater than about 1017 atoms/cm3, preferably greater than about 1018 atoms/cm3, preferably greater than about 1019 atoms/cm3, preferably greater than about 1020 atoms/cm3, and preferably where any difference in boron doping between the layers is not relevant to device performance and the damaged layer is essentially encapsulated in a region of conducting diamond away from any active device interfaces. Preferably the dopant is boron. COMBINED
The techniques of etching and regrowth may be combined, such that a surface is first etched and then a thin layer regrown to form the first surface of the first layer and subsequently the interface. This approach is generally advantageous only if the etch has not been completed to sufficient depth to remove all mechanical processing damage. However, by use of a combination of the two techniques, it is envisaged that it is possible to produce an interface which has minimal surface damage. This is because the damage has first been removed by etching and then any residual damage is distanced from the functional interface by the growth of the thin diamond layer.
PREFERRED EMBODIMENTS OF THE INVENTION
It is desirable that the first layer has a low dislocation density in the region of the first surface. In particular, it is desirable that the density of dislocations breaking the first surface of the first layer is less than about 400 cm'2, preferably less than about 300 cm"2, preferably less than about 200 cm"2, preferably less than about 100 cm"2, measured over an area of greater than about 0.014 cm2, preferably greater than about 0.1 cm2, preferably greater than about 0.25 cm2, preferably greater than about 0.5 cm2, preferably greater than about 1 cm2, and preferably greater than about 2 cm2.
Methods of preparing and characterising diamond and diamond surfaces with low dislocation density are reported in the prior art of WO 01/96633, WO 01/96634, WO 2004/027123, and co-pending application PCT/IB2006/003531. The preferred methods of characterising the dislocation density are the use of a 'revealing plasma etch' and the use of X-ray topography.
It is further desirable that the first surface of the first layer forming one side of the interface is substantially free from damage introduced by post-growth mechanical processing of the as-grown surface to a depth of at least about 1 nm, preferably at least about 2 nm, preferably at least about 5 nm, preferably at least about 10 nm, preferably at least about 20 nm, preferably at least about 50 nm, preferably at least about 100 nm, preferably at least about 200 nm, preferably at least about 500 nm. The presence of such damage, which includes microfractures and mechanically-generated point and extended defects, can have a detrimental effect on the performance of a device through carrier scattering and trapping, perturbation of the local electric field and degradation of the breakdown electric field.
In the case of diamond and in particular single crystal CVD diamond, such defects can be introduced into the material by mechanical processing of the as- grown surface, such as by using conventional lapping and polishing techniques. These issues are particularly relevant to diamond in view of its hard and brittle nature, and its chemical inertness which limits the number of chemical and physical etching processes available. The requirements for processing an electronic surface to obtain low roughness, and those for processing an electronic surface to obtain low surface damage, are quite distinct. The preparation of an electronic interface showing both these features is a further aspect of this invention.
Generally, thick layers of single crystal CVD diamond in the as-grown state are not suitable for use as the first layer and their surfaces are not suitable for use as the first surface because of the presence of non-planar features that can develop during thick growth. The presence of non-planar features, even if they are epitaxial to the underlying surface, results in surfaces being present that do not have the same crystallographic characteristics. For example, hillocks with surfaces formed by {111} planes may be present on the {001} surface. This is undesirable as in subsequent growth it can result in the presence of regions of different growth sector and produce regions which have different properties. Further, boundaries between regions of different growth sectors can be the source of dislocations which are detrimental to the electronic properties of the device. Therefore, it is desirable to ensure that the surface is flat i.e. has an Rq as defined above and is free from surface features.
Conversely, the diamond layer on which the electronic surface is to be prepared needs to sufficient rigid and robust for processing and handling, and consequently the fabrication of an electronic device usually starts from a thick diamond layer. There are a number of methods provided in this invention of producing a suitable diamond surface from the as-grown surface of a thick diamond layer, which processing steps are included in the method. In the context of this invention, a single crystal CVD layer is considered to be thick when its thickness exceeds about 20 μm.
Firstly, a first surface may be prepared on the thick diamond layer using mechanical lapping and polishing processes, which have been optimised for minimum surface damage by using feedback from, for example, a revealing etch. Such a technique is described in for example WO 01/96633. Whilst such a surface may have a low damage level, it is unlikely to be sufficiently free of damage to obtain more than adequate performance from the device.
The first surface may then be prepared from a processed surface, preferably from a mechanically processed surface, preferably a mechanically prepared surface itself optimised for minimum surface damage by using the method above, by using a further processing stage comprising chemical etch or other forms of etching, such as ion beam milling, plasma etching or laser ablation, and more preferably plasma etching. Preferably the etching stage removes at least about 10 nm, preferably at least about 100 nm, more preferably at least about 1 μm, more preferably at least about 2 μm, more preferably at least about 5 μm, more preferably at least about 10 μm. Preferably the etching stage removes less than about 100 μm, preferably less than about 50 μm, preferably less than about 20 μm. This further processed surface preferably has an Rq of less than about 10 nm, preferably an Rq of less than about 5 nm, preferably an Rq of less than about 3 nm, preferably an Rq of less than about 2 nm, preferably an Rq of less than about 1 nm, preferably an Rq of less than about 0.5 nm preferably an Rq of less than about 0.3 nm, preferably an Rq of less than about 0.2 nm, preferably an Rq of less than about 0.1 nm.
Alternatively, the first surface may be prepared from a processed surface, preferably from a mechanically processed surface, preferably a mechanically prepared surface itself optimised for minimum surface damage by using the method above, or from an etched surface such as those described above, by growing a further thin layer of diamond on the surface, preferably using a CVD process. Prior to deposition of the further thin layer of diamond (termed regrowth), the processed surface has an Rq of less than about 10 nm, preferably an Rq of less than about 5 nm, preferably an Rq of less than about 3 nm, preferably an Rq of less than about 2 nm, preferably an Rq of less than about 1 nm, preferably an Rq of less than about 0.5 nm preferably an Rq of less than about 0.3 nm, preferably an Rq of less than about 0.2 nm, preferably an Rq of less than about 0.1 nm. After deposition of the further thin layer of diamond (termed regrowth), the new as grown regrowth surface has an Rq of less than about 10 nm, preferably an Rq of less than about 5 nm, preferably an Rq of less than about 3 nm, preferably an Rq of less than about 2 nm, preferably an Rq of less than about 1 nm, preferably an Rq of less than about 0.5 nm preferably an Rq of less than about 0.3 nm, preferably an Rq of less than about 0.2 nm, preferably an Rq of less than about 0.1 nm.
Where the first surface is prepared by plasma etching, preferably the etching is achieved by ICP etching, preferably using a gas mixture containing a halogen and an inert gas, preferably where the inert gas is argon, and preferably where the halogen is chlorine.
The electronic device may be a 2-terminal device, such as a diode. The electronic device may have at least 3 terminals, such as a 3-terminal transistor.
The electronic device is preferably a transistor, preferably a field effect transistor.
In one embodiment of the present invention, the electronic device comprises a functional interface between two solid materials, wherein the interface is formed by a planar first surface of a first layer of single crystal diamond, wherein the planar first surface has preferably been mechanically processed and subsequently isotropically etched and a second layer formed on the first surface of the first diamond layer, the second layer being solid, non-metallic and selected from diamond, a polar material and a dielectric material, and wherein the planar first surface of the first layer of single crystal diamond has an Rq of less than about 10 nm, preferably an Rq of less than about 5 nm, preferably an Rq of less than about 3 nm, preferably an Rq of less than about 2 nm, preferably an Rq of less than about 1 nm, preferably an Rq of less than about 0.5 nm preferably an Rq of less than about 0.3 nm, preferably an Rq of less than about 0.2 nm, preferably an Rq of less than about 0.1 nm.
In another embodiment of the present invention, the diamond electronic device comprises a functional interface between two solid materials, wherein the interface is formed by a planar first surface of a first layer of single crystal diamond and a second layer formed on the first surface of the first diamond layer, the second layer being solid, non-metallic and selected from diamond, a polar material and a dielectric material, and wherein the planar first surface of the first layer of single crystal diamond has an Rq of less than about 1 nm and wherein the first surface of the diamond layer is a surface of a diamond layer, preferably having a thickness of less than about 20 μm, preferably less than about 10 μm, preferably less than about 3 μm, preferably less than about 1 μm, preferably less than about 100 nm, preferably less than about 50 nm, preferably less than about 20 nm, preferably less than about 10 nm, grown on a single crystal diamond layer.
In another embodiment of the present invention, the electronic device comprises a functional interface between two solid materials, wherein the interface is formed by a planar first surface of a first layer of single crystal diamond, wherein the planar first surface has preferably been mechanically processed and subsequently isotropically etched and a second layer formed on the first surface of the first diamond layer, the second layer being solid, non-metallic and selected from diamond, a polar material and a dielectric material, and wherein the planar first surface of the first layer of single crystal diamond has an Rq of less than about 10 nm, preferably an Rq of less than about 5 nm, preferably an Rq of less than about 3 nm, preferably an Rq of less than about 2 nm, preferably an Rq of less than about 1 nm, preferably an Rq of less than about 0.5 nm preferably an Rq of less than about 0.3 nm, preferably an Rq of less than about 0.2 nm, preferably an Rq of less than about 0.1 nm and wherein the first surface of the diamond layer is a surface of a diamond layer, preferably having a thickness of less than about 20 μm, preferably less than about 10 μm, preferably less than about 3 μm, preferably less than about 1 μm, preferably less than about 100 nm, preferably less than about 50 nm, preferably less than about 20 nm, preferably less than about 10 nm grown on a single crystal diamond layer.
DEFINING MEASUREMENT TECHNIQUES
For the purposes of this invention the roughness of a surface is described by its Rq value. Rq is also known as the 'root mean square' (or RMS) roughness. Rq is defined as the square root of the mean squared deviations from the centreline or plane of the surface profile: Rq = V((yi2 + y2 2 + ... + yn 2)/n) where yi2 etc are the squared deviations from the centre-line or plane of the surface profile and n is the number of measurements.
A surface may also be quantified by its Ra value (also referred as 'average roughness' or 'centre line average'):
Ra = (|yi| + |y2| + ....|yn|)/n where |yi| etc are the moduli of the deviations from the centre-line or plane of the surface profile and n is the number of measurements.
For a surface with a Gaussian distribution of deviations from the centre-line or plane of the surface profile, the value of Rq = 1.25 x Ra.
Ra and Rq may be measured along lines (a one-dimensional measurement) or over areas (a two-dimensional measurement). An area measurement is essentially a series of parallel line measurements.
For the purposes of this invention the Rq value is normally measured over a 1 μm by 1 μm area or 2 μm by 2 μm area using a scanning probe instrument such as an atomic force microscope (AFM). In certain circumstances, it is considered more appropriate to measure the Rq using a stylus profilometer over a 0.08 mm scan length (or over whatever length is standard within the art for the roughness of the surface).
The extent of sub-surface damage can be revealed and quantified using a deliberately anisotropic thermal revealing etch. The revealing etch preferentially oxidises regions of damaged diamond and therefore allows such regions to be identified and thereafter quantified. Regions containing sub-surface damage from mechanical processing are typically darkened or even blackened by the revealing etch.
The revealing etch consists of: (i) examining the surface at a magnification of 50 times using reflected light with a typical metallurgical microscope to ensure that there are no surface features present,
(ii) exposing the surface to an air-butane flame thereby raising the diamond surface to a temperature of typically about 8000C to about 10000C for a period of about 10 seconds,
(iii) examining the surface at a magnification of 50 times using reflected light with a typical metallurgical microscope and counting the damage features revealed by the revealing etch, in the manner described below, to determine their number density,
(iv) repeating steps (ii) and (iii) and comparing the measured density of defects with that of the previous cycle until the following condition is met: if the number density of defects counted is less than or equal to 150%, preferably less than or equal to 120%, of the number density determined in the previous cycle, then all the defects are deemed to be revealed and the measurement recorded is the average of the measurements of the last two cycles, if not the cycle is repeated again.
The number density of defects is measured by the following method: (i) the defects to be counted are those defects visible at a magnification of 50 times with a typical metallurgical microscope which fall totally or partially within a rectangular area 1 mm x 0.2 mm projected onto the surface being characterised,
(ii) the area is selected at random over the surface or portion of the surface to be characterised and randomly oriented,
(iii) the defects are counted in a minimum of 5 such areas, (iv)the number density of defects is calculated by dividing the total number of defects counted by the total area examined to give a number density in defect per mm2. To measure the number density of defects in areas less than 1 mm2 the above method is adapted by completing the defect count over the whole area as a single measurement.
For the surface to be considered to be substantially free of residual damage due to mechanical processing the number density of defects revealed in a surface of single crystal CVD diamond prepared by the method of the invention is less about 100 per mm2, preferably less than about 50 per mm2, preferably less than about 20 per mm2, preferably less than about 10 per mm2, preferably less than about 5 per mm2.
Methods of preparing and characterising diamond and diamond surfaces with low dislocation density are reported in the prior art of WO 01/96633, WO 01/96634, WO 2004/027123, and co-pending application PCT/IB2006/003531. The preferred methods of characterising the dislocation density are the use of a 'revealing plasma etch' and the use X-ray topography.
As used herein, the term "about x" is intended to include the value x itself.
EXAMPLE
By way of example, in the case of a diode, preferably the damage free interface functional interface is formed between doped conducting diamond and intrinsic diamond, and is formed by one of the following methods: * By regrowth, wherein the boron doped layer is formed, and a planar surface formed on the doped diamond by lapidary or mechanical processing. A further thin B doped layer is then grown onto this layer, preferably using growth conditions selected to minimise roughening and preferably keeping the layer sufficiently thin and in the thickness range 10 nm - 20 μm, more preferably in the thickness range 100 nm - 10 μm, more preferably in the thickness range 1 μm - 10 μm to minimise roughening, and thus encapsulating the surface with mechanical damage between two regions of doped conducting diamond. Then a high purity intrinsic diamond layer is grown onto the regrown layer surface, this layer preferably comprising high purity intrinsic diamond with material properties conforming to the disclosures in WO01/96633 thus forming a damage free interface between the thin doped conducting diamond layer and a further layer of intrinsic diamond which is displaced from the damage layer encapsulated within the boron doped layer. β By etching, wherein the conducting doped diamond layer is formed, and a planar surface formed on the doped diamond by lapidary or mechanical processing. This surface is then etched, preferably using a plasma etch, more preferably an Argon/Chlorine plasma etch. Optionally, a further thin B doped layer may be regrown onto this layer, preferably using growth conditions selected to minimise roughening and preferably keeping the layer sufficiently thin and in the thickness range 10 nm - 20 μm, more preferably in the thickness range 100 nm - 310 μm, more preferably in the thickness range 1 μm - 10 μm to minimise roughening. Preferably this optional layer is not used. Then a high purity intrinsic diamond layer is grown onto the etched surface, or optional regrown layer surface, this layer preferably comprising high purity intrinsic diamond with material properties conforming to the disclosures in WO 01/96633, thus forming a damage free interface between the conducting diamond layer and a further layer of intrinsic diamond.
Alternatively the diode structure above may be formed between a heavily boron doped layer providing a highly conductive layer, and a lightly boron doped layer providing the reverse voltage hold-off.
In the case of a transistor, preferably the damage free interface is formed by etching or regrowth so that the damage free surface is prepared in the intrinsic diamond. Preferably the damage free surface is parallel to the primary current flow in the device, with this current flow taking place primarily in the intrinsic diamond layer adjacent to the damage free surface, and that current flow is in close proximity to the interface, typically less than 1 μm and more typically less than about 100 nm. Thus, there is a 2-dimensional charge carrier gas, where the meaning of the term "2-dimensional charge carrier gas" is as is normally understood in the art, present in the intrinsic diamond adjacent to the damage free surface.
It will of course be understood that the present invention has been described above purely by way of example, and that modifications of detail can be made within the scope of the invention as defined by the claims.

Claims

1. A diamond electronic device comprising a functional interface between two solid materials, wherein the interface is formed by a planar first surface of a first layer of single crystal diamond and a second layer formed on the first surface of the first diamond layer, the second layer being solid, non-metallic and selected from diamond, a polar material and a dielectric material, and wherein the planar first surface of the first layer of single crystal diamond has an Rq of less than 10 nm and has at least one of the following characteristics:
(a) the first surface is an etched surface;
(b) a density of dislocations in the first diamond layer breaking the first surface is less than 400 cm'2 measured over an area greater than 0.014 cm2; (c) a density of dislocations in the second layer breaking a notional or real surface lying within the second layer parallel to the interface and within 50 μm of the interface is less than 400 cm"2 measured over an area greater than 0.014 cm2; and (d) the first surface has an Rq less than 1 nm.
2. An electronic device according to claim 1 , wherein the planar first surface of the first layer of single crystal diamond is a mechanically processed surface.
3. A diamond electronic device comprising a functional interface between two solid materials, wherein the interface is formed by a planar first surface of a first layer of single crystal diamond wherein the planar first surface has been mechanically processed and a second layer formed on the first surface of the first diamond layer, the second layer being solid, non-metallic and selected from diamond, a polar material and a dielectric material, and wherein the planar first surface of the first layer of single crystal diamond has an Rq of less than 10 nm and wherein the planar surface of the first layer of single crystal diamond is substantially free of residual damage due to mechanical processing.
4. An electronic device according to claim 2, wherein the number density of defects revealed by a revealing etch in the functional planar surface is less than 100 per mm2
5. An electronic device according to any preceding claim, wherein the first surface of the first diamond layer is an etched surface.
6. An electronic device according to claim 5 where the etched first surface is an isotropically etched surface.
7. An electronic device according to claim 6, wherein the first surface has been isotropically etched using a gas mixture comprising a halogen and an inert gas.
8. An electronic device according to any one of claims 5 to 7, wherein the etch removed at least 0.2 μm from the first surface of the first diamond layer.
9. An electronic device according to claim 8, wherein the etch removed at least 0.2 x the largest grit particle size used in the last stage of lapidary processing.
10.An electronic device according to any preceding claim, wherein the planar first surface of the first layer of single crystal diamond has a density of dislocations in the first diamond layer breaking the first surface is less than 400 cm"2 measured over an area greater than 0.014 cm2
11.An electronic device according to any preceding claim, wherein the planar first surface of the first layer of single crystal diamond has a density of dislocations in the second layer breaking a notional or real surface lying within the second layer parallel to the interface and within 50 μm of the interface is less than 400 cm"2 measured over an area greater than 0.014 cm2.
12.An electronic device according to any one of the preceding claims wherein the first surface of the first diamond layer has an Rq less than 5 nm.
13.An electronic device according to claim 12, wherein the planar first surface of the first layer of single crystal diamond has an Rq less than 1 nm.
14.An electronic device according to claim 1 which has at least two of the characteristics specified.
15.An electronic device according to claim 1 which has at least three of the characteristics specified.
16. An electronic device according to claim 1 which has all four of the characteristics specified.
17.An electronic device according to any one of the preceding claims wherein the first surface of the diamond layer is a surface of a diamond layer grown on a single crystal diamond layer.
18.An electronic device according to claim 17 wherein the grown diamond layer has a thickness of less than 20 microns.
19.An electronic device according to any one of the preceding claims wherein the first surface of the first diamond layer is substantially free from damage introduced by post-growth mechanical processing of an as- grown surface to a depth of at least 1 nm.
20.An electronic device according to any one of the preceding claims wherein the density of dislocations in the first diamond layer breaking the first surface is less than 300 cm"2 measured over an area greater than 0.014 cm2.
21.An electronic device according to any one of the preceding claims wherein the density of dislocations in the second layer breaking a notional or real surface lying within the second layer parallel to the interface and within 50 μm of the interface is less than 300 cm"2 measured over an area greater than 0.014 cm2.
22.An electronic device according to any one of the preceding claims wherein the interface is a diamond to diamond interface.
23.An electronic device according to any one of claims 1 to 21 the interface is a diamond to polar material interface.
24.An electronic device according to any one of claims 1 to 21 wherein the interface is a diamond to dielectric material interface.
25.An electronic device according to claim 23 wherein diamond on one side of the interface is intrinsic diamond and the diamond on the other side of the interface is boron-doped diamond.
26.An electronic device according to claim 23 wherein the diamond on either side of the interface differs in impurity level by more than a factor of 5.
27.An electronic device according to claim 23 wherein the diamond on both sides of the interface is doped diamond and the level of doping differs on either side of the interface by at least a factor of 2.
28.An electronic device according to any one of the preceding claims wherein the diamond is CVD diamond.
29.An electronic device according to any one of the preceding claims which is a 2-terminal device.
30.An electronic device according to any one of the preceding claims which is a 3-terminal device.
31.An electronic device according to the invention substantially as hereinbefore described or exemplified.
32.A method for producing a diamond electronic device comprising:
(i) providing a diamond layer having a thickness of greater than about 20 μm;
(ii) preparing a first surface of the diamond layer by mechanical means to a have a surface roughness Rq of less than about 10 nm;
(iii) etching the first surface of the diamond layer to form a planar first surface having a surface roughness Rq of less than about 10 nm; and
(iv) forming a second layer on the planar first surface of the diamond layer to form a functional interface between the diamond layer and the second layer, wherein the second layer is solid, non-metallic and selected from diamond, a polar material and a dielectric material.
33.A method for producing a diamond electronic device comprising:
(i) providing a diamond layer having a thickness of greater than about
20 μm;
(ii) preparing a first surface of the diamond layer by mechanical means to a have a surface roughness Rq of less than about 10 nm;
(iii) growing a thin layer of diamond, preferably having a thickness of less than about 20 μm, on the first surface of the diamond layer to from a planar first surface having a surface roughness Rq of less than about 10 nm; and (iv) forming a second layer on the planar first surface of the diamond layer to form a functional interface between the diamond layer and the second layer, wherein the second layer is solid, non-metallic and selected from diamond, a polar material and a dielectric material.
34 The method according to claim 32, wherein the etch is an isotropic etch.
35 The method according to claim 32 or claim 34, wherein in step (iii), at least about 10 nm is removed.
36 The method according to any one of claims 32 to 35, wherein the diamond layer is single crystal diamond.
37 The method according to claim 36, wherein the single crystal diamond is boron doped.
38 The method according to claim 33, wherein the thin layer of diamond on the first surface has a thickness of less than 20 μm.
PCT/IB2008/050219 2007-01-22 2008-01-22 Diamond electronic devices and methods for their manufacture WO2008090514A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US12/523,968 US20100038653A1 (en) 2007-01-22 2008-01-22 Diamond electronic devices and methods for their manufacture
JP2009546062A JP2010517263A (en) 2007-01-22 2008-01-22 Diamond electronic devices and methods of manufacturing the same
EP08702488A EP2108063A2 (en) 2007-01-22 2008-01-22 Diamond electronic devices and methods for their manufacture

Applications Claiming Priority (10)

Application Number Priority Date Filing Date Title
GB0701186.9 2007-01-22
GB0701186A GB0701186D0 (en) 2007-01-22 2007-01-22 Electronic field effect devices and methods for their manufacture
GB0705523.9 2007-03-22
GB0705524A GB0705524D0 (en) 2007-03-22 2007-03-22 Plasma etching of diamond surfaces
GB0705524.7 2007-03-22
GBGB0705523.9A GB0705523D0 (en) 2007-01-22 2007-03-22 Diamond electronic devices and methods for their manufacture
GBGB0709716.5A GB0709716D0 (en) 2007-01-22 2007-05-21 Diamond electronic devices including a surface and methods for their manufacture
GB0709716.5 2007-05-21
GB0713464.6 2007-07-11
GB0713464A GB0713464D0 (en) 2007-07-11 2007-07-11 High uniformity boron doped diamond material

Publications (2)

Publication Number Publication Date
WO2008090514A2 true WO2008090514A2 (en) 2008-07-31
WO2008090514A3 WO2008090514A3 (en) 2009-08-13

Family

ID=39644161

Family Applications (5)

Application Number Title Priority Date Filing Date
PCT/IB2008/050215 WO2008090511A1 (en) 2007-01-22 2008-01-22 Plasma etching of diamond surfaces
PCT/IB2008/050218 WO2008090513A2 (en) 2007-01-22 2008-01-22 Diamond electronic devices including a surface and methods for their manufacture
PCT/IB2008/050219 WO2008090514A2 (en) 2007-01-22 2008-01-22 Diamond electronic devices and methods for their manufacture
PCT/IB2008/050214 WO2008090510A1 (en) 2007-01-22 2008-01-22 High uniformity boron doped diamond material
PCT/IB2008/050216 WO2008090512A1 (en) 2007-01-22 2008-01-22 Electronic field effect devices and methods for their manufacture

Family Applications Before (2)

Application Number Title Priority Date Filing Date
PCT/IB2008/050215 WO2008090511A1 (en) 2007-01-22 2008-01-22 Plasma etching of diamond surfaces
PCT/IB2008/050218 WO2008090513A2 (en) 2007-01-22 2008-01-22 Diamond electronic devices including a surface and methods for their manufacture

Family Applications After (2)

Application Number Title Priority Date Filing Date
PCT/IB2008/050214 WO2008090510A1 (en) 2007-01-22 2008-01-22 High uniformity boron doped diamond material
PCT/IB2008/050216 WO2008090512A1 (en) 2007-01-22 2008-01-22 Electronic field effect devices and methods for their manufacture

Country Status (4)

Country Link
US (8) US20100078652A1 (en)
EP (6) EP2108054B1 (en)
JP (6) JP5341774B2 (en)
WO (5) WO2008090511A1 (en)

Families Citing this family (61)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5341774B2 (en) 2007-01-22 2013-11-13 エレメント シックス リミテッド Plasma etching of diamond surface
JP5223201B2 (en) * 2007-01-29 2013-06-26 日本電気株式会社 Field effect transistor
GB0813490D0 (en) 2008-07-23 2008-08-27 Element Six Ltd Solid state material
GB0813491D0 (en) 2008-07-23 2008-08-27 Element Six Ltd Diamond Material
GB0816769D0 (en) * 2008-09-12 2008-10-22 Warwick Ventures Boron-doped diamond
GB0819001D0 (en) 2008-10-16 2008-11-26 Diamond Detectors Ltd Contacts on diamond
JP5521132B2 (en) * 2008-10-20 2014-06-11 住友電気工業株式会社 Diamond electronic element
US20100101010A1 (en) * 2008-10-24 2010-04-29 Watkins Manufacturing Corporation Chlorinator for portable spas
JP2010161330A (en) * 2008-12-08 2010-07-22 Hitachi Cable Ltd Piezoelectric thin film element
US8384129B2 (en) * 2009-06-25 2013-02-26 The United States Of America, As Represented By The Secretary Of The Navy Transistor with enhanced channel charge inducing material layer and threshold voltage control
US8266736B2 (en) * 2009-07-16 2012-09-18 Watkins Manufacturing Corporation Drop-in chlorinator for portable spas
JP5112404B2 (en) * 2009-09-01 2013-01-09 日本電信電話株式会社 Diamond field effect transistor
GB2479587A (en) 2010-04-16 2011-10-19 Diamond Detectors Ltd Diamond microelectrode
FR2959657B1 (en) * 2010-05-06 2012-06-22 Commissariat Energie Atomique TIME TEMPERATURE VARIATION TRANSDUCER, ELECTRONIC CHIP INCORPORATING THE TRANSDUCER, AND METHOD OF MANUFACTURING THE SAME
GB201015270D0 (en) * 2010-09-14 2010-10-27 Element Six Ltd Diamond electrodes for electrochemical devices
JP5747245B2 (en) * 2010-10-14 2015-07-08 国立研究開発法人物質・材料研究機構 Field effect transistor and manufacturing method thereof
GB201021855D0 (en) 2010-12-23 2011-02-02 Element Six Ltd Microwave power delivery system for plasma reactors
GB201021860D0 (en) 2010-12-23 2011-02-02 Element Six Ltd A microwave plasma reactor for diamond synthesis
GB201021853D0 (en) 2010-12-23 2011-02-02 Element Six Ltd A microwave plasma reactor for manufacturing synthetic diamond material
GB201021870D0 (en) * 2010-12-23 2011-02-02 Element Six Ltd A microwave plasma reactor for manufacturing synthetic diamond material
GB201021865D0 (en) 2010-12-23 2011-02-02 Element Six Ltd A microwave plasma reactor for manufacturing synthetic diamond material
GB201021913D0 (en) 2010-12-23 2011-02-02 Element Six Ltd Microwave plasma reactors and substrates for synthetic diamond manufacture
RU2555018C2 (en) * 2010-12-23 2015-07-10 Элемент Сикс Лимитед Controlled doping of synthetic diamond material
GB201104579D0 (en) * 2011-03-18 2011-05-04 Element Six Ltd Diamond based electrochemical sensors
EP2511229B1 (en) * 2011-04-12 2017-03-08 GFD Gesellschaft für Diamantprodukte mbH Micromechanical component with reinforced flanks
US8624667B2 (en) * 2011-12-05 2014-01-07 Mitsubishi Electric Research Laboratories, Inc. High electron mobility transistors with multiple channels
JP5759398B2 (en) * 2012-02-21 2015-08-05 日本電信電話株式会社 Diamond field effect transistor and method for producing the same
GB201204388D0 (en) * 2012-03-13 2012-04-25 Element Six Ltd Synthetic diamond materials for electrochemical sensing applications
US9359213B2 (en) * 2012-06-11 2016-06-07 The Board Of Regents Of The Nevada System Of Higher Education On Behalf Of The University Of Nevada, Las Vegas Plasma treatment to strengthen diamonds
CN109765257A (en) * 2012-08-22 2019-05-17 哈佛学院院长及董事 Nanoscale scanning sensor
WO2014040650A1 (en) 2012-09-17 2014-03-20 Element Six Limited Diamond microelectrode
GB201310212D0 (en) 2013-06-07 2013-07-24 Element Six Ltd Post-synthesis processing of diamond and related super-hard materials
GB201322837D0 (en) 2013-12-23 2014-02-12 Element Six Ltd Polycrystalline chemical vapour deposited diamond tool parts and methods of fabricating mounting and using the same
JP6708972B2 (en) * 2014-07-22 2020-06-10 住友電気工業株式会社 Single crystal diamond and its manufacturing method, tool containing single crystal diamond, and component containing single crystal diamond
CN104233216B (en) * 2014-10-09 2016-04-20 南京航空航天大学 A kind of surface has the preparation method of nano-structure array titanium base boron-doped diamond electrode
CA3200272A1 (en) 2015-12-16 2017-06-22 6K Inc. Spheroidal dehydrogenated metals and metal alloy particles
KR102496037B1 (en) * 2016-01-20 2023-02-06 삼성전자주식회사 method and apparatus for plasma etching
US9922791B2 (en) 2016-05-05 2018-03-20 Arizona Board Of Regents On Behalf Of Arizona State University Phosphorus doped diamond electrode with tunable low work function for emitter and collector applications
US10121657B2 (en) 2016-05-10 2018-11-06 Arizona Board Of Regents On Behalf Of Arizona State University Phosphorus incorporation for n-type doping of diamond with (100) and related surface orientation
US10704160B2 (en) 2016-05-10 2020-07-07 Arizona Board Of Regents On Behalf Of Arizona State University Sample stage/holder for improved thermal and gas flow control at elevated growth temperatures
JP7161158B2 (en) * 2016-07-14 2022-10-26 アダマンド並木精密宝石株式会社 Method for manufacturing diamond substrate layer
JP6201025B1 (en) * 2016-10-14 2017-09-20 住友化学株式会社 Polarizer, polarizing plate and image display device
US10418475B2 (en) 2016-11-28 2019-09-17 Arizona Board Of Regents On Behalf Of Arizona State University Diamond based current aperture vertical transistor and methods of making and using the same
US11183390B2 (en) * 2017-08-15 2021-11-23 Nokomis, Inc. Method of enhancing a DLC coated surface for enhanced multipaction resistance
JP6755223B2 (en) * 2017-08-25 2020-09-16 住友化学株式会社 Polarizer, polarizing plate and image display device
CN107731915B (en) * 2017-10-12 2024-01-30 中国电子科技集团公司第十三研究所 Semiconductor device and method for forming diamond p-type conductive channel by utilizing abrupt heterojunction
DE102018208692A1 (en) 2018-06-01 2019-12-05 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Method for producing homoepitaxial diamond layers
US20220275533A1 (en) * 2018-07-27 2022-09-01 Ecole Polytechnique Federale De Lausanne (Epfl) Non-contact polishing of a crystalline layer or substrate by ion beam etching
GB2582942A (en) * 2019-04-09 2020-10-14 Element Six Uk Ltd Boron doped synthetic diamond material
EP3962678A4 (en) 2019-04-30 2023-01-11 6K Inc. Mechanically alloyed powder feedstock
US20220254633A1 (en) * 2019-05-16 2022-08-11 Nippon Telegraph And Telephone Corporation Semiconductor Layered Structure
KR102272513B1 (en) * 2019-08-22 2021-07-05 한국산업기술대학교산학협력단 Diamond-Semiconductor Junction Device Using High Mobility 2D Charge of Junction Interface By Polarization
US11315951B2 (en) * 2019-11-11 2022-04-26 Electronics And Telecommunications Research Institute Semiconductor device and method of fabricating the same
CN114641462A (en) 2019-11-18 2022-06-17 6K有限公司 Unique raw material for spherical powder and manufacturing method
US11590568B2 (en) 2019-12-19 2023-02-28 6K Inc. Process for producing spheroidized powder from feedstock materials
CN111646633B (en) * 2020-05-11 2022-11-04 南京岱蒙特科技有限公司 Efficient energy-saving three-dimensional electrode organic water treatment system and water treatment method thereof
CN111647874B (en) * 2020-05-11 2022-06-21 南京岱蒙特科技有限公司 High-specific-surface-area boron-doped diamond electrode of ceramic substrate and preparation method and application thereof
CN111681958A (en) * 2020-05-29 2020-09-18 华南理工大学 Method for preparing normally-off HEMT device by novel heterostructure magnesium diffusion
JP2023532457A (en) 2020-06-25 2023-07-28 シックスケー インコーポレイテッド Fine composite alloy structure
WO2022094528A1 (en) 2020-10-30 2022-05-05 6K Inc. Systems and methods for synthesis of spheroidized metal powders
CN112795945B (en) * 2020-12-10 2022-03-08 深圳先进技术研究院 High ozone catalytic activity diamond electrode and preparation method and application thereof

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1712661A1 (en) * 2005-04-15 2006-10-18 Sumitomo Electric Industries, Ltd. Single crystalline diamond and producing method thereof
WO2006117621A1 (en) * 2005-04-29 2006-11-09 Element Six Limited Diamond transistor and method of manufacture thereof

Family Cites Families (72)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60246627A (en) 1984-05-21 1985-12-06 Sumitomo Electric Ind Ltd Diamond semiconductor element
JP2542608B2 (en) 1987-03-09 1996-10-09 住友電気工業株式会社 Diamond semiconductor etching method
GB8812216D0 (en) 1988-05-24 1988-06-29 Jones B L Diamond transistor method of manufacture thereof
JP2633968B2 (en) * 1989-12-30 1997-07-23 キヤノン株式会社 Diamond coating material and its manufacturing method
JPH03205339A (en) 1989-12-30 1991-09-06 Kawasaki Refract Co Ltd Carbon-containing refractory
JP2913765B2 (en) 1990-05-21 1999-06-28 住友電気工業株式会社 Method of forming shot key junction
JPH04240725A (en) 1991-01-24 1992-08-28 Sumitomo Electric Ind Ltd Etching method
US5173761A (en) 1991-01-28 1992-12-22 Kobe Steel Usa Inc., Electronic Materials Center Semiconducting polycrystalline diamond electronic devices employing an insulating diamond layer
JPH05139889A (en) * 1991-11-21 1993-06-08 Canon Inc Diamond crystal
JPH05299635A (en) * 1992-04-23 1993-11-12 Kobe Steel Ltd Diamond thin-film with heat-resistant ohmic electrode and manufacture thereof
US5276338A (en) * 1992-05-15 1994-01-04 International Business Machines Corporation Bonded wafer structure having a buried insulation layer
US5500077A (en) * 1993-03-10 1996-03-19 Sumitomo Electric Industries, Ltd. Method of polishing/flattening diamond
US5371383A (en) * 1993-05-14 1994-12-06 Kobe Steel Usa Inc. Highly oriented diamond film field-effect transistor
JPH0786311A (en) * 1993-05-14 1995-03-31 Kobe Steel Ltd Highly oriented diamond thin film field-effect transistor
GB2281254B (en) 1993-08-23 1996-11-27 Northern Telecom Ltd Polishing polycrystalline films
US5609926A (en) * 1994-03-21 1997-03-11 Prins; Johan F. Diamond doping
JP3309887B2 (en) * 1994-08-17 2002-07-29 住友電気工業株式会社 Semiconductor device
US5814194A (en) * 1994-10-20 1998-09-29 Matsushita Electric Industrial Co., Ltd Substrate surface treatment method
US5711698A (en) 1995-05-05 1998-01-27 Saint-Gobain/Norton Industrial Ceramics Corp Method of synthetic diamond ablation with an oxygen plasma and synthetic diamonds etched accordingly
US5803967A (en) * 1995-05-31 1998-09-08 Kobe Steel Usa Inc. Method of forming diamond devices having textured and highly oriented diamond layers therein
US6177292B1 (en) 1996-12-05 2001-01-23 Lg Electronics Inc. Method for forming GaN semiconductor single crystal substrate and GaN diode with the substrate
US6013191A (en) 1997-10-27 2000-01-11 Advanced Refractory Technologies, Inc. Method of polishing CVD diamond films by oxygen plasma
US6582513B1 (en) * 1998-05-15 2003-06-24 Apollo Diamond, Inc. System and method for producing synthetic diamond
US6074888A (en) * 1998-08-18 2000-06-13 Trw Inc. Method for fabricating semiconductor micro epi-optical components
DE19842396A1 (en) 1998-09-16 2000-04-13 Fraunhofer Ges Forschung Electrically-conductive diamond layer forming electrode for electrochemical generation of ozone and ultra-pure water
KR100305660B1 (en) * 1999-02-09 2001-09-26 김희용 Gas sensors for sulfur compound gas detection, and their fabrication method with CuO addition by dual lon beam sputtering
US6508911B1 (en) * 1999-08-16 2003-01-21 Applied Materials Inc. Diamond coated parts in a plasma reactor
US8696875B2 (en) * 1999-10-08 2014-04-15 Applied Materials, Inc. Self-ionized and inductively-coupled plasma for sputtering and resputtering
US6605352B1 (en) * 2000-01-06 2003-08-12 Saint-Gobain Ceramics & Plastics, Inc. Corrosion and erosion resistant thin film diamond coating and applications therefor
US6652763B1 (en) * 2000-04-03 2003-11-25 Hrl Laboratories, Llc Method and apparatus for large-scale diamond polishing
EP1983080B8 (en) 2000-06-15 2017-08-02 Element Six Technologies Limited Single crystal diamond prepared by CVD
JP4469552B2 (en) 2000-06-15 2010-05-26 エレメント シックス (プロプライエタリイ)リミテッド Thick single crystal diamond layer, method of making it and gemstone formed from that layer
JP2002057167A (en) 2000-08-10 2002-02-22 Kobe Steel Ltd Semiconductor element and manufacturing method thereof
JP3908898B2 (en) 2000-08-25 2007-04-25 株式会社神戸製鋼所 Etching method of carbon-based material
JP2002118257A (en) * 2000-10-06 2002-04-19 Kobe Steel Ltd Diamond semiconductor device
US7132309B2 (en) * 2003-04-22 2006-11-07 Chien-Min Sung Semiconductor-on-diamond devices and methods of forming
JP2002226290A (en) * 2000-11-29 2002-08-14 Japan Fine Ceramics Center Method for manufacturing diamond work piece and diamond work piece
JP3681340B2 (en) * 2001-04-25 2005-08-10 日本電信電話株式会社 Electronic element
CA2456847C (en) * 2001-08-08 2013-04-23 Apollo Diamond, Inc. System and method for producing synthetic diamond
TW525863U (en) * 2001-10-24 2003-03-21 Polytronics Technology Corp Electric current overflow protection device
GB0130005D0 (en) 2001-12-14 2002-02-06 Diamanx Products Ltd Boron doped diamond
CA2472271A1 (en) * 2002-01-03 2003-07-17 Gary M. Hieftje Simultaneous acquisation of chemical information
JP2003347580A (en) * 2002-05-28 2003-12-05 Tokyo Gas Co Ltd Diamond ultraviolet light emitting element
CA2493318A1 (en) 2002-06-18 2003-12-24 Akihiko Namba N-type semiconductor diamond producing method and semiconductor diamond
GB0221949D0 (en) * 2002-09-20 2002-10-30 Diamanx Products Ltd Single crystal diamond
GB0227261D0 (en) * 2002-11-21 2002-12-31 Element Six Ltd Optical quality diamond material
JP2004292172A (en) * 2003-02-04 2004-10-21 Mitsubishi Materials Corp Diamond single crystal base material and its manufacturing method
JP4076889B2 (en) * 2003-03-26 2008-04-16 Tdk株式会社 Method for manufacturing magnetic recording medium
JP4683836B2 (en) * 2003-12-12 2011-05-18 株式会社神戸製鋼所 Diamond semiconductor device and manufacturing method thereof
JP4525897B2 (en) 2004-03-22 2010-08-18 住友電気工業株式会社 Diamond single crystal substrate
US7481879B2 (en) 2004-01-16 2009-01-27 Sumitomo Electric Industries, Ltd. Diamond single crystal substrate manufacturing method and diamond single crystal substrate
US7033912B2 (en) 2004-01-22 2006-04-25 Cree, Inc. Silicon carbide on diamond substrates and related devices and methods
EP1571241A1 (en) 2004-03-01 2005-09-07 S.O.I.T.E.C. Silicon on Insulator Technologies Method of manufacturing a wafer
WO2006004010A1 (en) * 2004-06-30 2006-01-12 Zeon Corporation Electromagnetic wave shielding grid polarizer and its manufacturing method and grid polarizer manufacturing method
WO2006013430A1 (en) 2004-07-27 2006-02-09 Element Six Limited Diamond electrodes
JP4487035B2 (en) 2004-09-10 2010-06-23 凸版印刷株式会社 Diamond film pattern formation method
JP4911743B2 (en) * 2004-09-10 2012-04-04 独立行政法人物質・材料研究機構 Electrochemical element and manufacturing method thereof
DE112005002085A5 (en) * 2004-09-23 2007-08-16 Cemecon Ag Cutting tool and method for its production
US7455883B2 (en) * 2004-10-19 2008-11-25 Guardian Industries Corp. Hydrophilic DLC on substrate with flame pyrolysis treatment
EP1848526B1 (en) * 2004-12-09 2021-03-17 Element Six Technologies Limited A method of improving the crystalline perfection of diamond crystals
JP2008526682A (en) 2005-01-11 2008-07-24 アポロ ダイヤモンド,インク Diamond medical device
JP4582542B2 (en) 2005-02-02 2010-11-17 株式会社神戸製鋼所 Diamond field effect transistor and manufacturing method thereof
JP2006269534A (en) * 2005-03-22 2006-10-05 Eudyna Devices Inc Semiconductor device and its manufacturing method, substrate for manufacturing semiconductor device and its manufacturing method, and substrate for semiconductor growth
WO2006114999A1 (en) * 2005-04-18 2006-11-02 Kyoto University Compound semiconductor device and method for fabricating compound semiconductor device
JP2006324465A (en) * 2005-05-19 2006-11-30 Matsushita Electric Ind Co Ltd Semiconductor device and its manufacturing method
JP5457028B2 (en) 2005-06-22 2014-04-02 エレメント シックス リミテッド High color diamond layer
JP4500745B2 (en) * 2005-08-03 2010-07-14 ペルメレック電極株式会社 Method for producing electrode for electrolysis
KR100779078B1 (en) * 2005-12-09 2007-11-27 한국전자통신연구원 Silicon-based light emitting diode for enhancing light extraction efficiency and fabrication method thereof
WO2007066215A2 (en) 2005-12-09 2007-06-14 Element Six Technologies (Pty) Ltd High crystalline quality synthetic diamond
US7557378B2 (en) * 2006-11-08 2009-07-07 Raytheon Company Boron aluminum nitride diamond heterostructure
GB0700984D0 (en) * 2007-01-18 2007-02-28 Element Six Ltd Polycrystalline diamond elements having convex surfaces
JP5341774B2 (en) 2007-01-22 2013-11-13 エレメント シックス リミテッド Plasma etching of diamond surface

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1712661A1 (en) * 2005-04-15 2006-10-18 Sumitomo Electric Industries, Ltd. Single crystalline diamond and producing method thereof
WO2006117621A1 (en) * 2005-04-29 2006-11-09 Element Six Limited Diamond transistor and method of manufacture thereof

Also Published As

Publication number Publication date
EP2108054A1 (en) 2009-10-14
US20100047519A1 (en) 2010-02-25
US8277622B2 (en) 2012-10-02
WO2008090512A1 (en) 2008-07-31
JP2010517263A (en) 2010-05-20
JP5714052B2 (en) 2015-05-07
US20100038653A1 (en) 2010-02-18
US8362492B2 (en) 2013-01-29
EP2108062A2 (en) 2009-10-14
JP2010516601A (en) 2010-05-20
US20120241763A1 (en) 2012-09-27
WO2008090510A1 (en) 2008-07-31
WO2008090511A1 (en) 2008-07-31
US20130126909A1 (en) 2013-05-23
JP5373629B2 (en) 2013-12-18
EP2719794B1 (en) 2018-08-22
US8648354B2 (en) 2014-02-11
US20150266741A1 (en) 2015-09-24
US20100012491A1 (en) 2010-01-21
JP5341774B2 (en) 2013-11-13
JP2013211562A (en) 2013-10-10
US9034200B2 (en) 2015-05-19
US20100078651A1 (en) 2010-04-01
EP2118335A1 (en) 2009-11-18
JP5725713B2 (en) 2015-05-27
WO2008090513A3 (en) 2009-08-13
WO2008090514A3 (en) 2009-08-13
US20100078652A1 (en) 2010-04-01
WO2008090513A2 (en) 2008-07-31
EP2108063A2 (en) 2009-10-14
EP2719794A2 (en) 2014-04-16
EP2108195A1 (en) 2009-10-14
EP2719794A3 (en) 2014-07-09
US10011491B2 (en) 2018-07-03
JP2010517262A (en) 2010-05-20
EP2108195B1 (en) 2015-09-23
JP2010516600A (en) 2010-05-20
JP2010517261A (en) 2010-05-20
US8193538B2 (en) 2012-06-05
EP2108054B1 (en) 2013-10-02

Similar Documents

Publication Publication Date Title
US20100038653A1 (en) Diamond electronic devices and methods for their manufacture
TWI496962B (en) Epitaxierte halbleiterscheibe sowie vorrichtung und verfahren zur herstellung einer epitaxierten halbleiterscheibe
US8492772B2 (en) Homoepitaxial growth of SiC on low off-axis SiC wafers
JP4786223B2 (en) Epitaxial silicon carbide single crystal substrate and manufacturing method thereof
JP4659732B2 (en) Method for forming a semiconductor layer
WO2011074453A1 (en) SiC EPITAXIAL WAFER AND METHOD FOR MANUFACTURING SAME
JP4946264B2 (en) Method for manufacturing silicon carbide semiconductor epitaxial substrate
WO2015199180A1 (en) Process for producing diamond substrate, diamond substrate, and diamond composite substrate
KR20000011946A (en) Method for producing semiconductor base members
JP2011049496A (en) SiC EPITAXIAL WAFER AND METHOD OF MANUFACTURING THE SAME
JP2005047792A (en) Microstructure, especially heteroepitaxial microstructure, and method therefor
JP2009218575A (en) Method of manufacturing semiconductor substrate
US10256090B2 (en) Reduction of basal plane dislocations in epitaxial SiC using an in-situ etch process
JP2009212284A (en) Gallium nitride substrate
JP2004511102A (en) The process of revealing crystal defects and / or stress fields at the molecular bonding interface of two solid materials
US10256094B2 (en) Reduction of basal plane dislocations in epitaxial SiC using an in-situ etch process
Guo et al. Shape modulation due to sub-surface damage difference on N-type 4H–SiC wafer during lapping and polishing
EP1675166A2 (en) Internally gettered heteroepitaxial semiconductor wafers and methods of manufacturing such wafers
Podesta et al. An atomic force microscopy study of the effects of surface treatments of diamond films produced by chemical vapor deposition
WO2014150400A1 (en) Reduction of basal plane dislocations in epitaxial sic using an in-situ etch process
Coletti et al. Surface morphology and structure of hydrogen etched 3C-SiC (001) on Si (001)
JP5565012B2 (en) Epitaxial wafer evaluation method and epitaxial wafer manufacturing method
Saddow et al. 8Porous SiC Technology
Berrie et al. Defect controlled diffusion in the epitaxial growth of germanium on Si (1 0 0)
Moldovan et al. Surface preparation procedures for contacting GaN

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08702488

Country of ref document: EP

Kind code of ref document: A2

ENP Entry into the national phase

Ref document number: 2009546062

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

REEP Request for entry into the european phase

Ref document number: 2008702488

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2008702488

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 12523968

Country of ref document: US