WO2008146433A1 - スペクトラム拡散制御pll回路及びそのスタートアップ方法 - Google Patents

スペクトラム拡散制御pll回路及びそのスタートアップ方法 Download PDF

Info

Publication number
WO2008146433A1
WO2008146433A1 PCT/JP2008/000639 JP2008000639W WO2008146433A1 WO 2008146433 A1 WO2008146433 A1 WO 2008146433A1 JP 2008000639 W JP2008000639 W JP 2008000639W WO 2008146433 A1 WO2008146433 A1 WO 2008146433A1
Authority
WO
WIPO (PCT)
Prior art keywords
spread spectrum
pll circuit
spectrum control
circuit
control pll
Prior art date
Application number
PCT/JP2008/000639
Other languages
English (en)
French (fr)
Inventor
Tsuyoshi Ebuchi
Yoshihide Komatsu
Michiyo Yamamoto
Original Assignee
Panasonic Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Corporation filed Critical Panasonic Corporation
Priority to JP2009516160A priority Critical patent/JP4630381B2/ja
Priority to CN2008800153917A priority patent/CN101682296B/zh
Priority to US12/595,008 priority patent/US7986175B2/en
Publication of WO2008146433A1 publication Critical patent/WO2008146433A1/ja

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/197Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • H03L7/0895Details of the current generators
    • H03L7/0898Details of the current generators the source or sink current values being variable
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/093Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/099Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0995Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/197Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
    • H03L7/1974Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
    • H03L7/1976Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider

Abstract

 キャリブレーション回路(19)は、キャリブレーション回路(10)に入力された基準クロック信号の周波数に応じて、チャージポンプ回路(12)のチャージ電流及びループフィルタ回路(13)におけるフィルタ容量の容量値のいずれか一つ及び電圧制御発振器(14)のゲインの少なくとも一つを調整する。
PCT/JP2008/000639 2007-05-30 2008-03-18 スペクトラム拡散制御pll回路及びそのスタートアップ方法 WO2008146433A1 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2009516160A JP4630381B2 (ja) 2007-05-30 2008-03-18 スペクトラム拡散制御pll回路及びそのスタートアップ方法
CN2008800153917A CN101682296B (zh) 2007-05-30 2008-03-18 扩展频谱控制锁相环电路及其启动方法
US12/595,008 US7986175B2 (en) 2007-05-30 2008-03-18 Spread spectrum control PLL circuit and its start-up method

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2007143261 2007-05-30
JP2007-143261 2007-05-30
JP2007-294371 2007-11-13
JP2007294371 2007-11-13

Publications (1)

Publication Number Publication Date
WO2008146433A1 true WO2008146433A1 (ja) 2008-12-04

Family

ID=40074711

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2008/000639 WO2008146433A1 (ja) 2007-05-30 2008-03-18 スペクトラム拡散制御pll回路及びそのスタートアップ方法

Country Status (4)

Country Link
US (1) US7986175B2 (ja)
JP (1) JP4630381B2 (ja)
CN (1) CN101682296B (ja)
WO (1) WO2008146433A1 (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110051779A1 (en) * 2009-08-27 2011-03-03 Ipgoal Microelectronics (Sichuan) Co., Ltd. Spread spectrum clock generating circuit
JP2016063442A (ja) * 2014-09-19 2016-04-25 三菱電機株式会社 位相同期回路
CN112514318A (zh) * 2018-05-29 2021-03-16 斯威特科技有限公司 用于多频带毫米波5g通信的宽频带锁相环

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7965117B2 (en) * 2009-05-06 2011-06-21 Freescale Semiconductor, Inc. Charge pump for phase locked loop
TW201104382A (en) * 2009-07-27 2011-02-01 Univ Nat Taiwan Spread spectrum clock generator with programmable spread spectrum
JP2011107750A (ja) * 2009-11-12 2011-06-02 Renesas Electronics Corp 半導体集積回路装置
JP5491969B2 (ja) * 2010-05-31 2014-05-14 ローム株式会社 トランスミッタ、インタフェイス装置、車載通信システム
JP2012039496A (ja) * 2010-08-10 2012-02-23 Sony Corp クロック生成回路および電子機器
US8436686B2 (en) * 2010-09-20 2013-05-07 Taiwan Semiconductor Manufacturing Company, Ltd. Method and apparatus for efficient time slicing
TWI446141B (zh) * 2010-11-09 2014-07-21 Nuvoton Technology Corp 時脈校正方法與裝置以及電子裝置
KR101738875B1 (ko) * 2011-02-16 2017-05-24 삼성디스플레이 주식회사 코오스 로킹 검출기 및 이를 포함하는 지연 로킹 루프
US9401722B2 (en) * 2011-06-20 2016-07-26 Texas Instruments Incorporated Autoconfigurable phase-locked loop which automatically maintains a constant damping factor and adjusts the loop bandwidth to a constant ratio of the reference frequency
CN103843264B (zh) * 2011-09-30 2015-11-25 英特尔公司 用于执行扩频时钟控制的装置和方法
WO2013071864A1 (en) * 2011-11-14 2013-05-23 Mediatek Inc. Method for performing chip level electromagnetic interference reduction, and associated apparatus
CN102404062B (zh) * 2011-12-02 2014-02-12 四川和芯微电子股份有限公司 扩频时钟信号检测系统及方法
JP5727961B2 (ja) * 2012-03-30 2015-06-03 ルネサスエレクトロニクス株式会社 半導体装置及びバラツキ情報取得プログラム
CN102868399B (zh) * 2012-10-11 2015-01-21 广州润芯信息技术有限公司 锁相环频率综合器和锁相环失锁检测及调节方法
TWM480212U (zh) * 2013-08-16 2014-06-11 Min-Chuan Lin 多路讀取電壓頻率轉換積體電路
JP6159221B2 (ja) * 2013-10-17 2017-07-05 株式会社東芝 Cdr回路、および、シリアル通信インターフェイス回路
EP2884643B1 (en) * 2013-12-11 2022-07-13 Nxp B.V. DC-DC voltage converter and conversion method
EP2884642B1 (en) * 2013-12-11 2016-10-19 Nxp B.V. DC-DC voltage converter and conversion method
CN104734696B (zh) 2013-12-24 2017-11-03 上海东软载波微电子有限公司 锁相环频率校准电路及方法
US9484939B2 (en) * 2014-05-16 2016-11-01 Lattice Semiconductor Corporation Techniques for fractional-N phase locked loops
CN104243888B (zh) * 2014-09-28 2018-03-23 联想(北京)有限公司 一种数据处理方法及显示终端
US9356609B1 (en) * 2014-12-19 2016-05-31 Telefonaktiebolaget L M Ericsson (Publ) Phase switching PLL and calibration method
JP2016174199A (ja) * 2015-03-16 2016-09-29 株式会社東芝 位相同期回路
FR3044098B1 (fr) * 2015-11-19 2017-12-22 St Microelectronics Sa Procede et dispositif de mesure de la frequence d'un signal
US9634561B1 (en) 2016-01-07 2017-04-25 Freescale Semiconductor, Inc. Programmable charge pump
CN107222211B (zh) * 2016-03-22 2020-10-16 宏碁股份有限公司 扩频时钟产生电路
CN106209087B (zh) * 2016-06-28 2019-04-16 上海晶曦微电子科技有限公司 锁相环路中压控振荡器的校准系统及方法
CN106936428A (zh) * 2017-02-24 2017-07-07 苏州威发半导体有限公司 锁相环电路中自动频率控制的实现方法
CN107277415A (zh) * 2017-06-08 2017-10-20 晶晨半导体(上海)股份有限公司 一种提高高清晰度多媒体接口的抗电磁干扰能力的方法
CN109391264A (zh) * 2017-08-02 2019-02-26 上海华虹挚芯电子科技有限公司 锁相环路中压控振荡器的校准系统及方法
US10291386B2 (en) 2017-09-29 2019-05-14 Cavium, Llc Serializer/deserializer (SerDes) lanes with lane-by-lane datarate independence
US10447253B2 (en) 2017-12-13 2019-10-15 Megachips Corporation High performance PLL based on PVT independent stable oscillator
CN110289853A (zh) * 2019-07-19 2019-09-27 加特兰微电子科技(上海)有限公司 振荡器、锁相环以及雷达系统
CN113452348A (zh) * 2020-03-25 2021-09-28 矽恩微电子(厦门)有限公司 展频时脉产生系统
US11736113B2 (en) * 2021-07-09 2023-08-22 Taiwan Semiconductor Manufacturing Company, Ltd. Automatic hybrid oscillator gain adjustor circuit

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006197308A (ja) * 2005-01-14 2006-07-27 Renesas Technology Corp クロック生成方法とクロック生成回路
JP2007049277A (ja) * 2005-08-08 2007-02-22 Renesas Technology Corp 位相同期回路およびそれを用いた半導体集積回路装置

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6980581B1 (en) * 2000-07-18 2005-12-27 Cypress Semiconductor Corp. Adaptive spread spectrum
US6552618B2 (en) * 2000-12-13 2003-04-22 Agere Systems Inc. VCO gain self-calibration for low voltage phase lock-loop applications
JP3808338B2 (ja) * 2001-08-30 2006-08-09 株式会社ルネサステクノロジ 位相同期回路
US7042253B2 (en) * 2004-05-24 2006-05-09 Industrial Technology Research Institute (Itri) Self-calibrating, fast-locking frequency synthesizer
JP4421467B2 (ja) * 2004-12-24 2010-02-24 パナソニック株式会社 位相同期回路
US7095287B2 (en) * 2004-12-28 2006-08-22 Silicon Laboratories Inc. Method and apparatus to achieve a process, temperature and divider modulus independent PLL loop bandwidth and damping factor using open-loop calibration techniques
US7323944B2 (en) * 2005-04-11 2008-01-29 Qualcomm Incorporated PLL lock management system
US7315218B1 (en) * 2005-12-28 2008-01-01 Sun Microsystems, Inc. Method and apparatus to center the frequency of a voltage-controlled oscillator
US7633347B2 (en) * 2007-03-08 2009-12-15 02Micro International Limited Apparatus and method for operating a phase-locked loop circuit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006197308A (ja) * 2005-01-14 2006-07-27 Renesas Technology Corp クロック生成方法とクロック生成回路
JP2007049277A (ja) * 2005-08-08 2007-02-22 Renesas Technology Corp 位相同期回路およびそれを用いた半導体集積回路装置

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110051779A1 (en) * 2009-08-27 2011-03-03 Ipgoal Microelectronics (Sichuan) Co., Ltd. Spread spectrum clock generating circuit
US8406271B2 (en) * 2009-08-27 2013-03-26 IPGoal Microelectronics(SiChuan) Co., Ltd Spread spectrum clock generating circuit
JP2016063442A (ja) * 2014-09-19 2016-04-25 三菱電機株式会社 位相同期回路
CN112514318A (zh) * 2018-05-29 2021-03-16 斯威特科技有限公司 用于多频带毫米波5g通信的宽频带锁相环
JP2021525480A (ja) * 2018-05-29 2021-09-24 スウィフトリンク テクノロジーズ インコーポレイテッド 多重帯域ミリメートル波5g通信のための広帯域位相ロックループ
JP7305680B2 (ja) 2018-05-29 2023-07-10 スウィフトリンク テクノロジーズ インコーポレイテッド 多重帯域ミリメートル波5g通信のための広帯域位相ロックループ

Also Published As

Publication number Publication date
JPWO2008146433A1 (ja) 2010-08-19
CN101682296B (zh) 2012-05-02
US20100127739A1 (en) 2010-05-27
CN101682296A (zh) 2010-03-24
JP4630381B2 (ja) 2011-02-09
US7986175B2 (en) 2011-07-26

Similar Documents

Publication Publication Date Title
WO2008146433A1 (ja) スペクトラム拡散制御pll回路及びそのスタートアップ方法
US9172327B2 (en) Crystal oscillator circuit having low power consumption, low jitter and wide operating range
WO2008142268A3 (fr) Dispositif d'extraction d'horloge a asservissement numérique de phase sans réglage externe
TW200516861A (en) Delay-locked loop circuit
TW200735537A (en) Phase-locked loop circuit, delay-locked loop circuit and method of tuning output frequencies of the same
WO2005004331A3 (en) Differential charge pump phase lock loop (pll) synthesizer with adjustable tuning voltage range
WO2009057289A1 (ja) スペクトラム拡散クロック発生装置
WO2009073480A3 (en) Matching a resonant frequency of a resonant cavity to a frequency of an input voltage
TW200713832A (en) Phase locked loop circuit and semiconductor integrated circuit device using the same
US9570975B2 (en) Method and apparatus for charge leakage compensation for charge pump with leaky capacitive load
EP2312756A3 (en) A dual reference oscillator phase-lock loop
WO2008085456A3 (en) Noise reduction within an electronic device using automatic frequency modulation
TW200705145A (en) Charge pump control circuit and control method
US9742418B2 (en) Phase lock loop with dynamic lock ranges
TW200518468A (en) Low-jitter charge-pump phase-locked loop
EP2426821A3 (en) Systems and methods for calibrating the loop bandwidth of a phase-locked loop (PLL)
WO2006039187A3 (en) Sigma-delta based phase lock loop
WO2008108139A1 (ja) Pll周波数シンセサイザ
TW200729736A (en) Clock distribution circuit and method thereof
WO2008123016A1 (ja) 局部発振器とこれを用いた受信装置及び電子機器
WO2007067237A3 (en) Method and apparatus for loop filter size reduction
WO2008084525A1 (ja) バラツキ補正方法、pll回路及び半導体集積回路
EP1657812A4 (en) WIDEBAND MODULATION PLL AND METHOD FOR ADJUSTING THE ASSOCIATED MODULATION FACTOR
US9306587B2 (en) Oscillator circuit and configuration method thereof
TW200723704A (en) Apparatus and method for geverating spread spectrum clock signal with constant spread ratio

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200880015391.7

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08720524

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2009516160

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 12595008

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 08720524

Country of ref document: EP

Kind code of ref document: A1