WO2009026298A1 - Mask trimming - Google Patents
Mask trimming Download PDFInfo
- Publication number
- WO2009026298A1 WO2009026298A1 PCT/US2008/073602 US2008073602W WO2009026298A1 WO 2009026298 A1 WO2009026298 A1 WO 2009026298A1 US 2008073602 W US2008073602 W US 2008073602W WO 2009026298 A1 WO2009026298 A1 WO 2009026298A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- mask
- deposition
- recited
- etching
- deposition layer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/0338—Process specially adapted to improve the resolution of the mask
Definitions
- the present invention relates to the formation of semiconductor devices. More specifically, the present invention relates to etching process for dielectric layers.
- features of the semiconductor device are defined in the wafer using well-known patterning and etching processes. In these processes (photolithography), a photoresist (PR) material is deposited on the wafer and then is exposed to light filtered by a reticle.
- PR photoresist
- the reticle is generally a glass plate that is patterned with exemplary feature geometries that block light from propagating through the reticle.
- the light After passing through the reticle, the light contacts the surface of the photoresist material. The light changes the chemical composition of the photoresist material such that a developer can remove a portion of the photoresist material. In the case of positive photoresist materials, the exposed regions are removed, and in the case of negative photoresist materials, the unexposed regions are removed. Thereafter, the wafer is etched to remove the underlying material from the areas that are no longer protected by the photoresist material, and thereby define the desired features in the wafer.
- Argon-fluoride (ArF) excimer laser having wavelength of 193 nm (ArF lithography technology) has been used to for the production of sub 0.04 ⁇ m devices.
- This immersion lithography technology enables processes below the 110 nm node.
- Such small features in most highly integrated circuits require higher resolution and thus a thinner photoresist because of the depth-of-focus (depth-of-field) limitations of the patterning image.
- the ArF lithography for certain DRAM processes such as Bitline, uses a very thin photoresist with a thickness less than 100 nm.
- the photoresist material is also softer and weak, and such a thin photoresist would easily and undesirably be etched during a plasma etching process for one or more antireflective coating (ARC) layers, such as the bottom antireflective coating (BARC) and silicon oxynitride (SiON) layers, after patterning of the photoresist.
- ARC antireflective coating
- BARC bottom antireflective coating
- SiON silicon oxynitride
- etch budget is typically the amount of time during which an exposed structure (the photoresist in this case) can be subjected to etchant without undue damages.
- an ideal etching process must accurately transfer the pattern on the mask to an underlying layer to be etched.
- the etching process removes a target material both chemically and physically, the etching process is very sensitive to various environmental parameters.
- One of such factors in conventional etching control is the micro-loading effect, in which the characteristics of the etching differ under the variation of size and density of the pattern (feature), i.e., the variation of the "loading", of a layer to be etched (an etch layer).
- a method for etching a dielectric layer is provided.
- a patterned mask with mask features is formed over a dielectric layer.
- the mask has isolated areas and dense areas of the mask features.
- the mask is trimmed by a plurality of cycles, where each cycle includes depositing a deposition layer and selectively etching the deposition layer and the patterned mask.
- the selective etching selectively trims the isolated areas of the mask with respect to the dense areas of the mask.
- the dielectric layer is etched using the thus trimmed mask.
- an apparatus for etching a dielectric layer formed below a patterned mask with mask features is provided.
- the mask has isolated areas and dense areas of the mask features.
- the apparatus is provided with a plasma processing chamber which includes a chamber wall forming a plasma processing chamber enclosure, a substrate support for supporting a substrate within the plasma processing chamber enclosure, a pressure regulator for regulating the pressure in the plasma processing chamber enclosure, at least one electrode for providing power to the plasma processing chamber enclosure for sustaining a plasma, a gas inlet for providing gas into the plasma processing chamber enclosure, and a gas outlet for exhausting gas from the plasma processing chamber enclosure.
- a gas source is in fluid connection with the gas inlet, where the gas source comprises a mask-trimming deposition gas source, a mask-trimming etch gas source, and a dielectric layer (etch layer) etch gas source.
- a controller is controllably connected to the gas source and at least one electrode. The controller includes at least one processor and computer readable media.
- the computer readable media comprises computer readable code for trimming the mask including a plurality of cycles, wherein the computer readable code for each cycle comprises computer readable code for providing a deposition gas from the mask-trimming deposition gas source, computer readable code for generating a plasma from the deposition gas, computer readable code for stopping the deposition gas from the mask-trimming deposition gas source, computer readable code for providing an etch gas from the mask-trimming etch gas source, computer readable code for generating a plasma from the mask-trimming etch gas, and computer readable code for stopping the mask-trimming etch gas from the mask-trimming etch gas source.
- the computer readable media further comprises computer readable code for etching the dielectric layer and computer readable code for removing the mask (and any antireflection layers).
- FIG. 1 is a high level flow chart of a process that may be used in an embodiment of the invention.
- FIG.' s 2A-D are schematic cross-sectional views of a stack processed according to an embodiment of the invention.
- FIG. 3 is a more detailed flow chart of the step of trimming the mask in accordance with an embodiment of the present invention.
- FIG.'s 4A-C are schematic cross-sectional views of a mask feature in isolated areas (a large mask feature) processed according to an example of the invention.
- FIG.'s 5A-C are schematic cross-sectional views of mask features in dense areas (small mask features) processed according to the example of the invention corresponding to FIG.'s 4A-C.
- FIG. 6 is a schematic cross-sectional view of the mask feature in the isolated areas (a large mask feature) after a plurality of cycles of the trimming step.
- FIG.'s 7A-B are schematic cross-sectional views of a mask feature having a bread- loafed profile and a faceted profile, respectively.
- FIG. 8 is a schematic view of a plasma processing chamber that may be used in practicing the invention.
- FIG.'s 9A-B illustrate a computer system, which is suitable for implementing a controller used in embodiments of the present invention. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
- FIG. 1 is a high level flow chart of a process that may be used in an embodiment of the invention.
- a patterned mask is provided (step 104) over a dielectric layer which is to be patterned.
- the dielectric layer may be a nitride oxide layer
- the mask may be a photoresist mask.
- FIG. 2A is a schematic cross-sectional view of the dielectric layer 208 to be etched that is formed over a substrate 204, an antireflective layer (ARL) 210 formed over the dielectric layer 208, and a patterned photoresist mask 212 with a feature 214 that is formed over the ARL 210, forming a stack 200.
- ARL antireflective layer
- the ARL 210 may include a bottom antireflective coating (BARC) layer and a dielectric antireflective coating (DARC) layer.
- BARC bottom antireflective coating
- DARC dielectric antireflective coating
- the mask layer 212 is patterned to form mask features 214 (214a, 214b) with mask feature sidewalls 215a, 215b.
- the patterned mask 212 includes isolated areas 216 and dense areas 218 of the mask features.
- the isolated areas 216 typically include a smaller number of larger mask features, and the dense areas 218 typically include a larger numbers of smaller mask features.
- the ratio of the CD of the mask features in the dense areas 128 and that in the isolated areas 126 may be 1: 2 to 1:10.
- the isolated areas 216 are also characterized as areas having large features 214a while the dense areas 218 as areas having small features 214b.
- etching of the dielectric layer 208 tends to slow down, and, as a result, the final CD 220 of the feature, such as a trench, of the layer 208 is smaller than the original CD 222 of the mask feature 214a.
- the mask layer 212 is pre- treated such that the sidewall 228 is trimmed (step 108 in FIG.
- FIG. 3 is a more detailed process flow chart of the multi-cycle process for trimming a mask (step 108 in FIG. 1).
- the trimming of the mask is performed in a plurality of two-phase cycles.
- the first phase of each cycle is the deposition of a deposition layer on the sidewalls (step 304) and the second phase is selective etching of the deposition layer and the patterned mask.
- the isolated areas 216 of the mask are selectively etched with respect to the dense areas 218. Additional phases may be added to each cycle.
- this step is preformed at least 3 cycles. More preferably, this step is performed over 4 to 5 cycles.
- the mask is a photoresist (PR)
- the deposition phase uses a deposition gas comprising a hydrocarbon component.
- the deposition gas comprises C 2 H 4 .
- the deposition gas further comprises a carrier gas, such as N 2
- the selective etch phase uses an etch gas comprising O 2
- FIG. 'S 4A-4C schematically illustrates a cross sectional view of a mask feature 214a in the isolated areas 216 in each cycle of the trimming step.
- FIG. 'S 5A-5C schematically illustrates a cross sectional view of mask features 214b in the dense areas 218 in each cycle of the trimming step.
- the patterned mask 212 is formed over the dielectric layer 208.
- an ARL 210 is provided on the top of the dielectric layer 208 (i.e., on the bottom of the mask 212 and mask features 214).
- a deposition layer 230 is deposited over the mask 212, covering the bottoms 232a and 232b of the mask features 214a, 214b as well as the sidewalls 215a and 215b of the mask features 214a, 214b, as shown in FIG.'S 4B and 5B.
- the deposition layer may be a polymer.
- the thickness of the deposition layer 230 deposited on the top of the mask and the thickness of the deposition layer 230 deposited on the bottom of the mask features are greater than the thickness of the deposition layer deposited on the sidewall of the mask features.
- the deposition layer in the isolated area 216 is thicker than the deposition layer in the dense area 218, and the deposition gas deposits more deposition material onto the sidewall 215a of mask features in the isolated areas 216 than the sidewall 214b of the mask features in the dense areas 218. That is, the thickness of the deposition layer 230 deposited on a sidewall 215a of the mask 212 in the isolated areas 216 is greater than a thickness of the deposition layer that deposited in the dense area 218.
- the selective etch gas etches (isotropic chemical etch) the deposition layer more in the isolated areas 216 than in the dense areas 218.
- the thicker deposition layer on the sidewalls of the mask features in the isolated areas 216 can still be removed faster than the thinner deposition layer on the sidewalls in the dense areas 218.
- the sidewall deposition is over etched into the sidewall of the mask features. Accordingly, by controlling the two phases in the trimming step, the sidewalls of the mask features in the isolated areas 216 are selectively trimmed with respect to the dense areas 218. For the top of the mask and the bottom of the mask features, the selective etch phase removes only the deposition layer deposited in the previous deposition phase (making even), and does not etch the mask 212 or the ARL 210.
- FIG. 4C schematically illustrates a cross sectional view of a mask feature 214a in the isolated areas 216 (large mask features) at the end of the selective etch phase, i.e., the end of one cycle of the trimming step.
- the sidewall 215a of the mask 212 in the isolated areas 216 is etched back after the deposition layer 230 thereon is removed.
- the deposition layer 230 on the bottom 232a of the mask feature 214a is removed without etching the dielectric layer (or the ARL) thereunder.
- the deposition layer 230 on the top 234a of the mask 212 is also substantially removed in the selective etch phase.
- the sidewall 215a of the mask feature 214a in the isolated area is trimmed down to enlarge the CD thereof, while the thickness of the mask 212 is substantially preserved in each cycle.
- the selective etch phase substantially removes the deposition layer 230 on the sidewall 215b without etching back the sidewall 215 of the mask 212, as shown in FIG. 5C.
- the deposition layer 230 on the bottom 232b of the mask features 214b and on the top 234b of the mask 212 is also removed without etching the respective underlying layers (dielectric layer (or the ARL), or the mask 212) in the dense areas 218.
- FIG. 6 schematically illustrates a cross sectional view of the mask feature 214a in the isolated areas 216 after a plurality of cycles of the trimming step.
- the sidewalls of the mask features in the isolated area are trimmed little by little down to a desired profile. It should be noted that repeating a plurality of cycles by depositing a thin deposition layer and trimming a small amount of sidewalls in each cycle (multi-cycle process) has several advantages over depositing a thick deposition layer at a time and trim a large amount of the sidewall.
- the multi-cycle process provides better profile tuning.
- a single long deposition step to deposit a thicker polymer layer tends to produce a so called "bread-loaf profile (as shown in FIG. 7A) and in extreme cases the feature may even be pinched off.
- a single long etch step would produce a faceted profile (as shown in FIG. 7B).
- a plurality of cycles of alternating deposition step and etching step gives better profile control with minimal or no bread- loafing and straighter side walls.
- the polymer layer becomes densified, minimizing delamination, striation, or blistering (peeling-off).
- a thick deposition layer more than IOOOA tends to peel off from the mask especially at the edge of the mask features.
- FIG. 2C shows features 240 (240a, 240b) etched into the dielectric layer 208.
- FIG. 2D shows the stack 200 after the mask 212 and the ARL 210 have been removed. Additional formation steps may be performed (step 124). For example, contacts 242 may then be formed in the features. Additional processes may be performed after the contact is formed.
- FIG. 8 is a schematic view of a processing chamber 400 that may be used for selectively trimming the mask, including depositing a deposition layer and selectively etching the deposition layer and the mask.
- the plasma processing chamber 400 comprises confinement rings 402, an upper electrode 404, a lower electrode 408, a gas source 410 connected through a gas inlet, and an exhaust pump 420 connected to a gas outlet.
- the gas source 410 comprises a mask-trimming deposition gas source 412 and a mask-trimming etch gas source 416.
- the gas source 410 may also comprise a deposition tuning gas source 454 for controlling the uniformity the mask-trimming deposition process, and, optionally, an etch tuning gas source 456 for controlling the uniformity in the mask-trimming etch process.
- the processing chamber 400 is able to etch a dielectric layer. More preferably, the processing chamber 400 can also strip the mask (and ARL) such that mask-trimming, dielectric etch, and mask-stripping are done in situ.
- the gas source 410 may comprise additional gas sources, such as an etching gas source 418 for the dielectric layer, and a gas source for mask stripping (not shown).
- the substrate 204 is positioned upon the lower electrode 408.
- the lower electrode 408 incorporates a suitable substrate chucking mechanism (e.g., electrostatic, mechanical clamping, or the like) for holding the substrate 204.
- the reactor top 428 incorporates the upper electrode 404 disposed immediately opposite the lower electrode 408.
- the upper electrode 404, lower electrode 408, and confinement rings 402 define the confined plasma volume. Gas is supplied to the confined plasma volume by the gas source 410 and is exhausted from the confined plasma volume through the confinement rings 402 and an exhaust port by the exhaust pump 420.
- a first RF source 444 is electrically connected to the upper electrode 404.
- a second RF source 448 is electrically connected to the lower electrode 408. Chamber walls 452 surround the confinement rings 402, the upper electrode 404, and the lower electrode 408.
- Both the first RF source 444 and the second RF source 448 may comprise a 27 MHz power source, a 2 MHz power source, and a 60 MHz power source. Different combinations of connecting RF power to the electrode are possible. In the case of Lam Research Corporation's Dielectric Etch Systems such as Exelan® Series, made by LAM Research CorporationTM of Fremont, California, which may be used in a preferred embodiment of the invention, the 27 MHz, 2 MHz, and 60 MHz power sources make up the second RF power source 448 connected to the lower electrode, and the upper electrode is grounded.
- a controller 435 is controllably connected to the RF sources 444, 448, exhaust pump 420, and the gas source 410.
- the DFC System would be used when the layer to be etched 208 is a dielectric layer, such as silicon oxide or organo silicate glass.
- the controller 435 controls the RF sources 444, 448, exhaust pump 420, the mask-trimming deposition gas source 412, mask-trimming tech gas source 416, and deposition tuning gas source 454, so as to alternately perform the mask-trimming deposition and mask-trimming etching as two phases of each cycle of a plurality of cycles.
- FIG. 'S 9A and 9B illustrate a computer system 1300, which is suitable for implementing a controller 435 used in embodiments of the present invention.
- FIG. 9A shows one possible physical form of the computer system.
- Computer system 1300 includes a monitor 1302, a display 1304, a housing 1306, a disk drive 1308, a keyboard 1310, and a mouse 1312.
- Disk 1314 is a computer- readable medium used to transfer data to and from computer system 1300.
- FIG. 9B is an example of a block diagram for computer system 1300. Attached to system bus 1320 is a wide variety of subsystems. Processor(s) 1322 (also referred to as central processing units, or CPUs) are coupled to storage devices, including memory 1324. Memory 1324 includes random access memory (RAM) and read-only memory (ROM).
- RAM random access memory
- ROM read-only memory
- ROM acts to transfer data and instructions uni-directionally to the CPU and RAM is used typically to transfer data and instructions in a bi-directional manner. Both of these types of memories may include any suitable of the computer-readable media described below.
- a fixed disk 1326 is also coupled bi-directionally to CPU 1322; it provides additional data storage capacity and may also include any of the computer-readable media described below.
- Fixed disk 1326 may be used to store programs, data, and the like and is typically a secondary storage medium (such as a hard disk) that is slower than primary storage. It will be appreciated that the information retained within fixed disk 1326 may, in appropriate cases, be incorporated in standard fashion as virtual memory in memory 1324.
- Removable disk 1314 may take the form of any of the computer-readable media described below.
- CPU 1322 is also coupled to a variety of input/output devices, such as display 1304, keyboard 1310, mouse 1312, and speakers 1330.
- an input/output device may be any of: video displays, track balls, mice, keyboards, microphones, touch- sensitive displays, transducer card readers, magnetic or paper tape readers, tablets, styluses, voice or handwriting recognizers, biometrics readers, or other computers.
- CPU 1322 may optionally be coupled to another computer or telecommunications network using network interface 1340. With such a network interface, it is contemplated that the CPU might receive information from the network, or might output information to the network in the course of performing the above- described method steps.
- method embodiments of the present invention may execute solely upon CPU 1322 or may execute over a network such as the Internet in conjunction with a remote CPU that shares a portion of the processing.
- embodiments of the present invention further relate to computer storage products with a computer-readable medium that have computer code thereon for performing various computer- implemented operations.
- the media and computer code may be those specially designed and constructed for the purposes of the present invention, or they may be of the kind well known and available to those having skill in the computer software arts.
- Examples of computer-readable media include, but are not limited to: magnetic media such as hard disks, floppy disks, and magnetic tape; optical media such as CD-ROMs and holographic devices; magneto- optical media such as floptical disks; and hardware devices that are specially configured to store and execute program code, such as application-specific integrated circuits (ASICs), programmable logic devices (PLDs) and ROM and RAM devices.
- ASICs application-specific integrated circuits
- PLDs programmable logic devices
- Computer code examples include machine code, such as produced by a compiler, and files containing higher level code that are executed by a computer using an interpreter.
- Computer readable media may also be computer code transmitted by a computer data signal embodied in a carrier wave and representing a sequence of instructions that are executable by a processor.
- a multiple cycle two phase process is used to trim the mask (step 108 in FIG. 1) in which the sidewalls of the mask features in isolated areas (large mask features) are selectively trimmed with respect to dense areas (small mask features).
- the deposition phase provides a deposition gas containing a hydrocarbon component, preferably C 2 H 4
- An example of a deposition in the deposition phase (step 304) provides a flow of 100-500 seem C 2 H 4 , 100-500 seem N 2 , and 10-200 seem Ar tuning gas.
- Ar tuning gas is selectively provided to the edge portion of the wafer to control the uniformity of the deposition process as the deposition phase generally deposits more at the edge of the wafer than the center.
- the pressure is set to 350-750 mTorr.
- the substrate is maintained at a temperature of 0-60 0 C, for example, at about 20 0 C.
- the second RF source 448 provides 200-400 Watts at a frequency of 60 MHz. In other embodiments, the second FR source 448 may provide 100-500 Watts at a frequency of 2 MHz, or 100-500 Watts at a frequency of 27 MHz, depending on the wafer and application.
- the deposition phase provides to the chamber a flow of 500 seem C 2 H 4 , 150 seem N 2 , and 150 seem Ar tuning gas, with a pressure of 740 mTorr and power of 200 Watts at a frequency of 60 MHz.
- the deposition phase provides a flow of 500 seem C 2 H 4 , 150 seem N 2 , and 150 seem Ar tuning gas, with a pressure of 740 mTorr and power of 400 Watts at a frequency of 60 MHz..
- the hydrocarbon containing gas may include CH 4 .
- a deposition plasma is formed therefrom, as described above, to deposit the deposition layer.
- the flow of the deposition gas is stopped such that the deposition layer has a desired thickness.
- the thickness of the deposition layer may be controlled by the time period of the deposition phase for a given set the parameters such as gas flow rate, pressure, and the RF power.
- An example of the selective etch phase provides an O 2 containing gas, such as 100-1000 seem O 2 .
- O 2 is the only gas provided during the selective etch phase without tuning gas.
- tuning gas is used to dilute the etch or deposition chemistry. For example, if an etch process is more dominant at the center portion, then tuning gas is provided at the center portion, and if an etch process is more dominant at the edge portion, then tuning gas is provided at the edge portion.
- Ar tuning gas may be used for deposition processes, and O 2 tuning gas may be used for etching processes. Both tuning gasses can be provided at the edge or center portion depending on the process and chemistry.
- a pressure of 350-750 mTorr is provided to the chamber.
- the second RF source 448 provides 200- 400 Watts at a frequency of 60 MHz.
- the second FR source 448 may provide 100-500 Watts at a frequency of 2 MHz, or 100-500 Watts at a frequency of 27 MHz, depending on the wafer and application.
- the selective etch phase provides to the chamber a flow of 750 seem O 2 , a pressure of 740 mTorr, and a power of 200 Watts at a frequency of 60 MHz.
- the selective etch phase provides to the chamber a flow of 750 seem O 2 , a pressure of 740 mTorr, and a power of 400 Watts at a frequency of 60 MHz.
- the selective etch phase provides to the chamber a flow of 200 seem O 2 , a pressure of 380 mTorr, and a power of 200 Watts at a frequency of 60 MHz.
- each cycle may further include additional deposition and/or profile shaping phases.
- each selective etch phase after the O 2 - containing etch gas is introduced into the chamber, a plasma is formed therefrom, as described above, to selectively trim the mask by selectively etch the deposition layer and the mask.
- the flow of the O 2 -containing etch gas is stopped such that the deposition layer is removed and the mask features have a desired trim for the cycle.
- the amount of the trim may be controlled by the time period of the selective etch phase for a given set the parameters such as gas flow rate, pressure, and the RF power.
- the longer the deposition phase the longer the selective etch phase.
- An example of a dielectric layer 208 to be etched may be a conventional etch layer, such as SiN, SiC, an oxide, or low-k dielectric.
- a conventional etch recipe may be used to etch the layer to be etched.
- an oxygen ashing may be used.
- Selectively trimming the mask by combining the deposition phase and the selective etch phase enables the control of CD bias between the isolated areas (large features) and the dense areas (small features) in the subsequent etch of the dielectric layer.
- the deposition-selective etch cycle can be repeated as many times as desired to obtain the ideal trim of the mask to realize the target CD of the dielectric layer.
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020107004894A KR101534883B1 (en) | 2007-08-20 | 2008-08-19 | Mask trimming |
CN200880103492.XA CN101779276B (en) | 2007-08-20 | 2008-08-19 | Mask trimming |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/841,189 | 2007-08-20 | ||
US11/841,189 US7838426B2 (en) | 2007-08-20 | 2007-08-20 | Mask trimming |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2009026298A1 true WO2009026298A1 (en) | 2009-02-26 |
Family
ID=40378591
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2008/073602 WO2009026298A1 (en) | 2007-08-20 | 2008-08-19 | Mask trimming |
Country Status (5)
Country | Link |
---|---|
US (2) | US7838426B2 (en) |
KR (1) | KR101534883B1 (en) |
CN (1) | CN101779276B (en) |
TW (1) | TWI388008B (en) |
WO (1) | WO2009026298A1 (en) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8283255B2 (en) * | 2007-05-24 | 2012-10-09 | Lam Research Corporation | In-situ photoresist strip during plasma etching of active hard mask |
US8277670B2 (en) * | 2008-05-13 | 2012-10-02 | Lam Research Corporation | Plasma process with photoresist mask pretreatment |
US8394723B2 (en) * | 2010-01-07 | 2013-03-12 | Lam Research Corporation | Aspect ratio adjustment of mask pattern using trimming to alter geometry of photoresist features |
US9117767B2 (en) | 2011-07-21 | 2015-08-25 | Lam Research Corporation | Negative ion control for dielectric etch |
US9595440B2 (en) * | 2010-11-01 | 2017-03-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of using a vaporizing spray system to perform a trimming process |
US8304262B2 (en) * | 2011-02-17 | 2012-11-06 | Lam Research Corporation | Wiggling control for pseudo-hardmask |
US8431461B1 (en) | 2011-12-16 | 2013-04-30 | Lam Research Corporation | Silicon nitride dry trim without top pulldown |
JP5912637B2 (en) * | 2012-02-17 | 2016-04-27 | 東京エレクトロン株式会社 | Manufacturing method of semiconductor device |
KR20140140418A (en) * | 2013-05-29 | 2014-12-09 | 삼성디스플레이 주식회사 | Apparatus and Method for organic layer etching |
JP6289996B2 (en) * | 2014-05-14 | 2018-03-07 | 東京エレクトロン株式会社 | Method for etching a layer to be etched |
JP6600480B2 (en) * | 2015-04-20 | 2019-10-30 | 東京エレクトロン株式会社 | Method for processing an object |
US10037890B2 (en) * | 2016-10-11 | 2018-07-31 | Lam Research Corporation | Method for selectively etching with reduced aspect ratio dependence |
US10020183B1 (en) * | 2017-06-29 | 2018-07-10 | Lam Research Corporation | Edge roughness reduction |
US10359699B2 (en) * | 2017-08-24 | 2019-07-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-adaptive halogen treatment to improve photoresist pattern and magnetoresistive random access memory (MRAM) device uniformity |
US10804109B2 (en) * | 2017-10-03 | 2020-10-13 | Mattson Technology, Inc. | Surface treatment of silicon and carbon containing films by remote plasma with organic precursors |
US10566194B2 (en) * | 2018-05-07 | 2020-02-18 | Lam Research Corporation | Selective deposition of etch-stop layer for enhanced patterning |
JP7229750B2 (en) | 2018-12-14 | 2023-02-28 | 東京エレクトロン株式会社 | Plasma processing method and plasma processing apparatus |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6632741B1 (en) * | 2000-07-19 | 2003-10-14 | International Business Machines Corporation | Self-trimming method on looped patterns |
US6787459B2 (en) * | 2001-12-03 | 2004-09-07 | Renesas Technology Corp. | Method for fabricating a semiconductor device |
US7014956B2 (en) * | 2002-01-04 | 2006-03-21 | Intel Corporation | Active secondary exposure mask to manufacture integrated circuits |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4707218A (en) | 1986-10-28 | 1987-11-17 | International Business Machines Corporation | Lithographic image size reduction |
JP3400918B2 (en) | 1996-11-14 | 2003-04-28 | 東京エレクトロン株式会社 | Method for manufacturing semiconductor device |
US6150678A (en) | 1999-02-11 | 2000-11-21 | Vanguard International Semiconductor Corporation | Method and pattern for avoiding micro-loading effect in an etching process |
KR100414611B1 (en) | 1999-03-09 | 2004-01-07 | 동경 엘렉트론 주식회사 | Production method for semiconductor device |
US6599437B2 (en) * | 2001-03-20 | 2003-07-29 | Applied Materials Inc. | Method of etching organic antireflection coating (ARC) layers |
US6858361B2 (en) * | 2002-03-01 | 2005-02-22 | David S. L. Mui | Methodology for repeatable post etch CD in a production tool |
US7294580B2 (en) * | 2003-04-09 | 2007-11-13 | Lam Research Corporation | Method for plasma stripping using periodic modulation of gas chemistry and hydrocarbon addition |
US6911399B2 (en) * | 2003-09-19 | 2005-06-28 | Applied Materials, Inc. | Method of controlling critical dimension microloading of photoresist trimming process by selective sidewall polymer deposition |
JP4727171B2 (en) * | 2003-09-29 | 2011-07-20 | 東京エレクトロン株式会社 | Etching method |
US7081407B2 (en) | 2003-12-16 | 2006-07-25 | Lam Research Corporation | Method of preventing damage to porous low-k materials during resist stripping |
US7682516B2 (en) | 2005-10-05 | 2010-03-23 | Lam Research Corporation | Vertical profile fixing |
-
2007
- 2007-08-20 US US11/841,189 patent/US7838426B2/en not_active Expired - Fee Related
-
2008
- 2008-08-19 KR KR1020107004894A patent/KR101534883B1/en active IP Right Grant
- 2008-08-19 CN CN200880103492.XA patent/CN101779276B/en active Active
- 2008-08-19 WO PCT/US2008/073602 patent/WO2009026298A1/en active Application Filing
- 2008-08-19 TW TW97131577A patent/TWI388008B/en not_active IP Right Cessation
-
2010
- 2010-10-19 US US12/907,899 patent/US8864931B2/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6632741B1 (en) * | 2000-07-19 | 2003-10-14 | International Business Machines Corporation | Self-trimming method on looped patterns |
US6787459B2 (en) * | 2001-12-03 | 2004-09-07 | Renesas Technology Corp. | Method for fabricating a semiconductor device |
US7014956B2 (en) * | 2002-01-04 | 2006-03-21 | Intel Corporation | Active secondary exposure mask to manufacture integrated circuits |
Also Published As
Publication number | Publication date |
---|---|
TW200929362A (en) | 2009-07-01 |
US20090050271A1 (en) | 2009-02-26 |
US8864931B2 (en) | 2014-10-21 |
KR20100059843A (en) | 2010-06-04 |
TWI388008B (en) | 2013-03-01 |
KR101534883B1 (en) | 2015-07-07 |
CN101779276B (en) | 2011-12-14 |
US20110030895A1 (en) | 2011-02-10 |
CN101779276A (en) | 2010-07-14 |
US7838426B2 (en) | 2010-11-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7838426B2 (en) | Mask trimming | |
US7785484B2 (en) | Mask trimming with ARL etch | |
US7491647B2 (en) | Etch with striation control | |
US8614149B2 (en) | Critical dimension reduction and roughness control | |
JP5081917B2 (en) | Fluorine removal process | |
US8277670B2 (en) | Plasma process with photoresist mask pretreatment | |
JP4886513B2 (en) | Feature feature size reduction | |
JP5086090B2 (en) | Etching method and apparatus including photoresist plasma conditioning process by hydrogen flow gradient | |
US20070264830A1 (en) | Pitch reduction | |
US20060134917A1 (en) | Reduction of etch mask feature critical dimensions | |
JP4791964B2 (en) | Etching method and apparatus by ramping | |
US8470715B2 (en) | CD bias loading control with ARC layer open | |
TWI405265B (en) | Etch with uniformity control | |
KR20070046095A (en) | Low-k dielectric etch |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200880103492.X Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 08798195 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 20107004894 Country of ref document: KR Kind code of ref document: A |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 08798195 Country of ref document: EP Kind code of ref document: A1 |