WO2010011503A2 - Memory system and method using stacked memory device dice, and system using the memory system - Google Patents

Memory system and method using stacked memory device dice, and system using the memory system Download PDF

Info

Publication number
WO2010011503A2
WO2010011503A2 PCT/US2009/050155 US2009050155W WO2010011503A2 WO 2010011503 A2 WO2010011503 A2 WO 2010011503A2 US 2009050155 W US2009050155 W US 2009050155W WO 2010011503 A2 WO2010011503 A2 WO 2010011503A2
Authority
WO
WIPO (PCT)
Prior art keywords
timing
memory device
strobe
signal
read data
Prior art date
Application number
PCT/US2009/050155
Other languages
French (fr)
Other versions
WO2010011503A3 (en
Inventor
Paul A. Laberge
Joseph M. Jeddeloh
James B. Johnson
Original Assignee
Micron Technology, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology, Inc. filed Critical Micron Technology, Inc.
Priority to KR1020117001535A priority Critical patent/KR101288179B1/en
Priority to JP2011520079A priority patent/JP5413690B2/en
Priority to CN200980128341.4A priority patent/CN102099861B/en
Priority to EP09800787.5A priority patent/EP2319044B1/en
Priority to KR1020137010171A priority patent/KR101364348B1/en
Publication of WO2010011503A2 publication Critical patent/WO2010011503A2/en
Publication of WO2010011503A3 publication Critical patent/WO2010011503A3/en

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C5/00Details of stores covered by group G11C11/00
    • G11C5/02Disposition of storage elements, e.g. in the form of a matrix array
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1072Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409Read-write [R-W] circuits 
    • G11C11/4096Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches 
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/023Detection or location of defective auxiliary circuits, e.g. defective refresh counters in clock generator or timing circuitry
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/028Detection or location of defective auxiliary circuits, e.g. defective refresh counters with adaption or trimming of parameters
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • G11C7/1012Data reordering during input/output, e.g. crossbars, layers of multiplexers, shifting or rotating
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1069I/O lines read out arrangements
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1096Write circuits, e.g. I/O line write drivers
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G11C7/222Clock generating, synchronizing or distributing circuits within memory device
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2207/00Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/10Aspects relating to interfaces of memory device to external buses
    • G11C2207/107Serial-parallel conversion of data or prefetch

Definitions

  • This invention relates to memory devices, and, more particularly, in one or more embodiments to a memory system having a plurality of stacked memory device dice connected to a logic die.
  • DRAM dynamic random access memory
  • Figure 1 shows the period during which read data signals are considered valid at a package interface for each of 4 stacked dynamic random access memory (“DRAM”) device dice DRAMO-DRAM 1.
  • This data valid period is sometimes referred to as a data "eye.”
  • the read data for DRAM2 is valid first, followed by DRAMO, DRAMl and finally DRAM3.
  • the period during which all of the read data, i.e., the composite eye 8 for all of the DRAM is almost nonexistent. Therefore, it would be very difficult for a memory access device, such as a memory controller or processor, to capture the read data using a single clock signal, particularly as the operating speeds and resulting data transfer rates of memory devices continue to increase.
  • Figure 1 is a timing diagram showing the manner in which the timing of read data signals from each of a plurality of stacked memory device dice are skewed relative to each other.
  • Figure 2 is a block diagram of a processor-based system that includes a memory system containing stacked memory device dice according to an embodiment of the invention.
  • Figure 3 is a timing diagram showing the timing of read data signals shown in Figure 1 along with read data signal having corrected timing according to an embodiment of the invention.
  • Figure 4 is a more detailed block diagram of an embodiment of the processor-based system of Figure 2 showing the memory system in greater detail.
  • Figure 5 is a block diagram showing an embodiment of a timing correction system used in the memory system of Figures 2 and 4.
  • Figure 6 is a block diagram showing an embodiment of a strobe timing adjustment circuit used in the timing correction system of Figure 5.
  • Figure 7 is a block diagram showing an embodiment of a receiver used in the timing correction system of Figure 5.
  • a computer system including a high-capacity, high bandwidth memory system 10 is shown in Figure 2.
  • the memory system 10 is connected to a processor 12 through a relatively narrow high-speed bus 14 that is divided into downstream lanes and separate upstream lanes (not shown in Figure 2).
  • the memory system 10 includes 4 DRAM dice 20, 22, 24, 26, which may be identical to each other, stacked on top of each other. Although the memory system 10 includes 4 DRAM dice 20, 22, 24, 26, other embodiments of the memory device use a greater or lesser number of DRAM dice.
  • the stacked DRAM dice 20, 22, 24, 26 are connected to a logic die 30, which serves as the interface with the processor 12.
  • the logic die 30 can be physically positioned relative to DRAM dice 20, 22, 24, 26 in any order, such as by stacking the DRAM dice 20, 22, 24, 26 on top of the logic die 30. However, the logic die 30 could, for example, be positioned in the middle of the stack of DRAM dice 20, 22, 24, 26.
  • the logic die 30 can implement a variety of functions in the memory system 10, such as to limit the number of functions that must be implemented in the DRAM dice 20, 22, 24, 26.
  • the logic die 30 may perform memory management functions, such as power management and refresh of memory cells in the DRAM dice 20, 22, 24, 26.
  • the logic die 30 may perform error checking and correcting ("ECC") functions.
  • ECC error checking and correcting
  • the logic die 30 implements the timing correction of signals that the logic die 30 couples to or receives from the DRAM dice 20, 22, 24, 26, as explained in greater detail below.
  • the DRAM dice 20, 22, 24, 26 may be connected to each other, and they are connected to the logic die 30 by a relatively wide bus 34.
  • the bus 34 may be implemented with through silicon vias ("TSVs"), which comprise a large number of conductors extending at least partially through the DRAM dice 20, 22, 24, 26 at the same locations on the DRAM dice and connect to respective conductors formed on the dice 20, 22, 24, 26.
  • TSVs through silicon vias
  • each of the DRAM dice 20, 22, 24, 26 are divided into 16 autonomous partitions, each of which may contain 2 or 4 independent memory banks.
  • the partitions of each dice 20, 22, 24, 26 that are stacked on top of each other may be independently accessed for read and write operations.
  • Each set of 16 stacked partitions may be referred to as a "vault.”
  • the memory system 10 may contain 16 vaults.
  • the logic die 30 contains timing correction circuitry for ensuring that read data signals received from the memory device dice 20, 22, 24, 26 are aligned with each other when they are transmitted from the memory system 10. As shown in Figure 3, the logic die 30 causes the read data signals that would be received from the memory device dice 20, 22, 24, 26 as shown in Figure 1 so that they are substantially aligned with each other. As a result, the read data signals are transmitted from the memory system 10 with a composite eye 28 that is substantially larger than the virtually non-existent composite eye 8 shown in Figure 1.
  • one of the functions performed by the logic die 30 is to serialize the read data bits coupled from the DRAM dice 20, 22, 24, 26 into a serial stream of 16 serial data bits coupled through each of 16 parallel bits of one of the upstream lanes 42a-d of the bus 14.
  • the logic die 30 may perform the functions of deserializing 16 serial data bits coupled through one of the 16-bit downstream lanes 40a-d of the bus 14 to obtain 256 parallel data bits.
  • the logic die 30 then couples these 256 bits through one of the 32-bit sub-buses 38a-p in a serial stream of 8 bits.
  • other embodiments may use different numbers of lanes 40, 42 having different widths or different numbers of sub-buses 38a-p having different widths, and they may couple data bits having different structures.
  • the stacking of multiple DRAM dice results in a memory device having a very large capacity.
  • the use of a very wide bus connecting the DRAM dice allows data to be coupled to and from the DRAM dice with a very high bandwidth.
  • a logic die 30 according to an embodiment of the invention is shown in Figure 4 connected to the processor 12 and the DRAM dice 20, 22, 24, 26.
  • each of the 4 downstream lanes 40a-d is connected to a respective link interface 50a-d.
  • Each link interface 50a-d includes a deserializer 54 that converts each serial stream of 16 data bits on each of the 16-bit lanes 40a-d to 256 parallel bits. Insofar as there are 4 link interfaces 50a-d, the link interfaces can together output 1024 output parallel bits.
  • Each of the link interfaces 50a-d applies its 256 parallel bits to a respective downstream target 60a-d, which decodes the command and address portions of the received packet and buffers write data in the event a memory request is for a write operation.
  • the downstream targets 60a-d output their respective commands, addresses and possibly write data to a switch 62.
  • the switch 62 contains 16 multiplexers 64 each of which direct the command, addresses and any write data from any of the downstream targets 60a-d to its respective vault of the DRAM dice 20, 22, 24, 26.
  • each of the downstream targets 60a-d can access any of the 16 vaults in the DRAM dice 20, 22, 24, 26.
  • the multiplexers 64 use the address in the received memory requests to determine if its respective vault is the target of a memory request.
  • Each of the multiplexers 64 apply the memory request to a respective one of 16 vault controllers 70a-p.
  • Each vault controller 70a-p includes a respective memory controller
  • the commands and addresses in memory requests received from the switch 62 are loaded into the command pipeline 86, which subsequently outputs the received commands and corresponding addresses. Any write data in the memory requests are stored in the write buffer 82.
  • the read buffer 84 is used to store read data from the respective vault, as will be explained in greater detail below. Both the write data from the write buffer 82 and the commands and addresses from the command pipeline 86 of each of the vault controllers 70a-p are applied to a memory interface 88.
  • the memory interface 88 couples commands and addresses from the command pipelines 86 to the DRAM dice 20, 22, 24, 26 through a command/address bus 94, and it couples 32-bits of write data from each of the write buffers 82 to the DRAM dice 20, 22, 24, 26 through a 32-bit data bus 92.
  • write data are loaded into the write buffer 82 as 256 parallel bits, they are output from the buffer 82 in two sets, each set being 128 parallel bits. These 128 bits are then further serialized by the memory interface 88 to 4 sets of 32- bit data, which are coupled through the data bus 92.
  • write data are coupled to the write buffer 82 in synchronism with a 500 MHz clock so the data are stored in the write buffer at 16 gigabytes ("GB") per second.
  • the write data are coupled from the write buffer 82 to the DRAM dice 20, 22, 24, 26 using a 2 GHz clock so the data are output from the write buffer 82 at 8 GB/s. Therefore, as long as more than half of the memory requests are not write operations to the same vault, the write buffers 82 will be able to couple the write data to the DRAM dice 20, 22, 24, 26 at least as fast as the data are coupled to the write buffer 82.
  • the command and address for the request are coupled to the DRAM dice 20, 22, 24, 26 in the same manner as a write request, as explained above.
  • 32 bits of read data are output from the DRAM dice 20, 22, 24, 26 through the 32-bit data bus 92.
  • the memory interface 88 deserializes the 32 bits of read data from each of the vaults into two sets of 128-bit read data, which are applied to the read buffer 84. After 2 sets of 128-bit read data have been stored in the read buffer 84, the read buffer transmits 256 bits to the switch 62.
  • the switch includes 4 output multiplexers 104 coupled to respective upstream masters 110a-d.
  • Each multiplexer 104 can couple 256 bits of parallel data from any one of the vault controllers 70a-p to its respective upstream master 110a-d.
  • the upstream masters 110a-d format the 256 bits of read data into packet data and couple the packet to respective upstream link interfaces 114a-d.
  • Each of the link interfaces 114a-d include a respective serializer 120 that converts the incoming 256 bits to a serial stream of 16 bits on each bit of a respective one of the 16-bit upstream links 42a-d. 5]
  • the logic die 30 corrects the timing of signals that the logic die 30 couples to or receives from the DRAM dice 20, 22, 24, 26, as explained in greater detail below.
  • Timing correction is implemented by a timing correction system 100, one of which is included in each of the memory interfaces 88.
  • An embodiment of the timing correction system 100 is shown in Figure 5.
  • the system 100 includes a timing control circuit 134 that outputs 4 read data strobe signals RDQS0-RDQS3.
  • the strobe signals RDQS0-RDQS3 are in a pattern of alternating high and low logic levels.
  • Each of the strobe signals RDQSO- RDQS3 is applied to a respective one of 4 strobe timing adjustment circuits 140a-d, each of which receives a respective timing control signal from the timing control circuit 134.
  • Each of the 4 strobe timing adjustment circuits 140a-d transmit respective adjusted read data strobe signals RDQS0'-RDQS3' to a respective one of the DRAM device dice 20, 22, 24, 26.
  • the strobe timing adjustment circuit 140a transmits its strobe signal RDQSO' to the first DRAM device die 20 through a TSV 152a extending from the logic die 30 to the DRAM device die 20.
  • the strobe signal RDQSO' may also be coupled through additional TSVs 152b-d extending to the other DRAM device dice 22, 24, 26, but they are not internally connected to any circuitry in the respective DRAM device dice 22, 24, 26.
  • the strobe timing adjustment circuit 140b transmits its strobe signal RDQSl' to the second DRAM device die 22 through two TSVs 154a,b
  • the strobe timing adjustment circuit 140c transmits its strobe signal RDQS2' to the third DRAM device die 24 through three TSVs 156a,b,c
  • the strobe timing adjustment circuit 14Od transmits its strobe signal RDQS3' to the fourth DRAM device die 26 through four TSVs 158a,b,c,d.
  • each of the read data strobe signals RDQS0'-RDQS3' the respective DRAM device dice 20, 22, 24, 26 output 32 bits of read data on a common 32-bit bus 150.
  • Each of the bits of the read data is applied through a respective input buffer 162 to a respective one of 32 receivers 160 (only 1 of which is shown in Figure 5).
  • each of the memory interfaces 88 shown in Figure 4 contains 32 receivers 160.
  • Each receiver 160 deserializes the received bit of read data into 4 bits of read data.
  • the 32 bits of read data collectively received by the 32 receivers 160 result in 128 bits of read data.
  • a respective transmitter 164 is connected to each bit of the bus 150 so that each of the memory interfaces 88 shown in Figure 4 contains 32 transmitters 164 (only 1 of which is shown in Figure 5).
  • Each of the transmitters 164 transmits 4 bits of write data through a respective output buffer 166 and serializes the data into 1 bit of write data that is applied to its respective bit of the bus 150.
  • DRAM device dice 20, 22, 24, 26 is controlled by the timing of its respective read data strobe signals RDQS0'-RDQS3'.
  • the timing control signals output from the timing control circuit 134 cause the respective strobe timing adjustment circuits 140a-d to properly adjust the timing of the read data strobe signals RDQS0'-RDQS3' so that the read data is received at the logic die 30 from each of the DRAM device dice 20, 22, 24, 26 with the same timing.
  • the receivers 160 can capture the read data using the same clock signal CLK regardless of which DRAM device dice 20, 22, 24, 26 transmitted the read data. Therefore, the logic die 30 can transmit the read data from the memory system with the same timing without any additional timing adjustments regardless of which DRAM device dice 20, 22, 24, 26 was the originator of the data.
  • timing control circuit 134 determines the correct timing of each of the strobe signals RDQS0'-3', such as is disclosed in U.S. Patent No. 6,882,304.
  • the timing control circuit 134 causes the timing of each of the strobe signals RDQS0'-3' to be incrementally adjusted while the receivers 160 attempt to capture known read data. The timing that best captures the read data is then used during normal operation. The optimum timing can be determined, for example, by using a timing that is midway between all of the timing values that successfully captured the read data.
  • the disclosed embodiment of the memory interface 88 uses the timing control circuit 100 only to adjust the timing of the read data.
  • a similar timing control circuit 100 adjusts the timing of write data signals, command signals and/or address signals in a similar manner.
  • the timing control circuit can vary the timing of these signals transmitted to the DRAM device dice 20, 22, 24, 26 so they are received by the DRAM device dice at the proper time.
  • the proper timing can be determined by conducting a read operations as the timing of these signals are incrementally varied to determine which timing can best be captured in the DRAM device dice 20, 22, 24, 26.
  • the timing control circuit 100 is used to apply properly timed read strobe signals to 4 DRAM device dice 20, 22, 24, 26, other embodiments are used with lesser or additional numbers of DRAM device dice.
  • timing adjustment circuit 140a-d is shown in Figure 6. Although only one timing adjustment circuit 140 is shown in Figure 6, it will be understood that 4 of them would be used in the timing control circuit 100 of Figure 5.
  • the timing adjustment circuit 140 receives a respective read data strobe signal RDQS, which consists of alternating high and low logic levels, which may be labeled A-H.
  • the RDQS signal is applied to two registers 170, 172, each of which has 4 outputs Q0-Q3.
  • the registers 170, 172 are alternately enabled by respective complementary enable signals received from respective outputs of a flip-flop 176.
  • the flip-flop 176 is configured to toggle so that it switches states responsive to each rising edge of a clock signal CLK_1XSE.
  • the clock signal CLK_1XSE has a frequency of 500 MHz, so that the flip-flop 176 outputs signal Q high for 4 ns and then output Q* high for 4 ns. Therefore, the flip-flop 176 first enables the register 170 for 4 ns and then enables the register 172 for 4 ns.
  • the clock signal CLK_1XSE has different frequencies. Therefore, the register 170 outputs the signals designated A-D in the read data strobe signal RDQS, and the register 172 outputs the signals designated E-H in the read data strobe signal RDQS.
  • the signals output by registers 170, 172 are applied to two multiplexers 180, 182. More specifically, the signals designated A, C, E, G from the registers 170, 172 are applied to respective inputs of the multiplexer 180, and the signals designated B, D, F, H from the registers 170, 172 are applied to respective inputs of the multiplexer 182.
  • the multiplexers 180, 182 are controlled by respective select signals to cause one of its inputs to be applied to its output.
  • the select signals are generated by a selector 188, which may be implemented using a specially configured counter.
  • the selector 188 is clocked by a clock signal CLK 4X, which, in one embodiment, has a frequency of 1 GHz and is a differential clock signal so that the clock signals have different states. However, the clock signals CLK_4X are coupled through a delay circuit 190, which may be, for example, a delay line or a phase interpolator. The delay circuit 190 delays the clock signals CLK_4X by an adjustable delay that is controlled by the respective timing control signal from the timing control circuit 134 ( Figure 5). The selector 188 first causes the multiplexer 180 to output the signal A from the register 170, and it then causes the multiplexer 182 to output the signal B from the register 170.
  • the selector 188 then causes the multiplexer 180 to output the signal C from the register 170, and it then causes the multiplexer 182 to output the signal D from the register 170. In like manner, the selector 188 causes the multiplexer 180, 182 to sequentially output the signals E-H.
  • the respective outputs of the multiplexers 180, 182 are applied to respective inputs of a serializer 194.
  • one of the clock signals CLK_4X is applied to a clock input of the serializer 194.
  • the clock signal alternately selects each of its inputs and couples them to its output.
  • the serializer 194 outputs a signal in the order A,B,C,D,E,F,G,H.
  • the serializer 194 outputs the original read strobe signal RDQS applied to the registers 170, 172 except that the timing of the strobe signal RDQS has been adjusted by the timing control signal to generate the timing adjusted read strobe signal RDQS'.
  • This RDQS' signal is transmitted though an output buffer 196 to its respective DRAM device dice 20, 22, 24, 26, as explained above with reference to Figure 5.
  • the selector 188, the multiplexers 180, 182 and serializer 188 together implement a serializing circuit.
  • the receiver 160 receives one bit of read data DQ, which, in one embodiment, consists of 8 bits of serial read data, and deserializes it as explained above with reference to Figure 5. These serial bits of read data DQ will be designated bits A-H for purposes of facilitating an explanation of the receiver 160.
  • the read data bit is applied to the respective data input of 8 flip-flops 200a-h after being coupled through an input buffer 204.
  • the flip-flops 200a-h are clocked by a selector 208, which may be implemented by a counter.
  • alternating flip- flops 200a,c,e,g are clocked by the rising edge of a signal received from the selector 208
  • the flip-flops 200b,d,f,h are clocked by the falling edge of a signal received from the selector 208.
  • the same signal is applied to adjacent flip flop 200a,b through 200g,h.
  • each of its outputs sequentially transitions high responsive to rising edges of the clock signal CLK_2X, which, in one embodiment, has a frequency of IGHz.
  • CLK_2X which, in one embodiment, has a frequency of IGHz.
  • the flip-flop 200a first outputs the serial read data bit A, and continues to do so until it is clocked again 4 ns later when the received signal from the selector 208 again transitions high.
  • the flip-flop 200b is clock 1 ns later by the falling edge of the same signal that clocked the flip-flop 200a, so that the flip-flop 200b outputs the serial read data bit B for 4 ns.
  • the signal applied to the flip-flops 200a,b transitions low
  • the signal applied to the flip-flops 200c,d transitions high to cause the flip-flop 200c to output the serial read data bit C for 4 ns.
  • the flip-flops 200d-g sequentially output read data bits designated D-G. At the end of 4 ns, all of the serial data bits A-G will have been output from the flip-flops 200a-h.
  • each of the first 4 flip flops 200a-d are applied to a first input of a respective multiplexers 210a-d, and the output from each of the second 4 flip flops 200e-h are applied to a second input of the respective multiplexers 210a-d.
  • the multiplexers 210a-d are each controlled by a signal received from a flip-flop 212, which is configured to toggle responsive to a signal from an AND gate 214.
  • the AND gate 214 receives at one of its inputs the clock signal CLK_1XSE which, it may be recalled, has a frequency of 500 MHz in one embodiment.
  • the other input of the AND gate 214 receives a signal from the output of a flip-flop 216.
  • the flip-flop 216 has a data input that receives a signal from the output of a flip-flop 218.
  • the flip-flop 218 receives a read enable signal RD_EN at its data input, and it is clocked by the clock signal CLK lXSE.
  • the next rising edge of the clock signal CLK_1XSE causes the flip-flop 218 to output a high that is applied to the data input of the flip-flop 216.
  • This high output signal from the flip-flop 218 is also applied to the enable input of the selector 208 to allow it to begin clocking the flip-flops 200a-h so that they can collectively output the serial read data bits.
  • the flip-flop 216 transitions high, thereby causing the output of the AND gate 214 to transition high.
  • the flip-flop 212 is then clocked, and it continues to be clocked by the clock signal CLK_1XSE until the RD_EN signal transitions low at the end of a read operation.
  • the flip-flop 212 is configured to toggle, it outputs a signal that is high for 4 ns and then low for 4 ns.
  • the multiplexers 210a- d output serial data bits A-D for 4 ns, and they then output serial data bits E-H for 4 ns.
  • the 8 ns that it takes to output bits A-H coincides with the 8 ns that the 8 serial data bits A-H are applied to the receiver 160.
  • the timing and frequency examples have been provided herein for purposes of explanation, and may be different for other embodiments.

Abstract

A memory system and method uses stacked memory device dice coupled to each other and to a logic die. The logic die may include a timing correction system that is operable to control the timing at which the logic die receives signals, such as read data signals, from each of the memory device dice. The timing correction controls the timing of the read data or other signals by adjusting the timing of respective strobe signals, such as read strobe signals, that are applied to each of the memory device dice. The memory device dice may transmit read data to the memory device at a time determined by when it receives the respective strobe signals. The timing of each of the strobe signals is adjusted so that the read data or other signals from all of the memory device dice are received at the same time.

Description

MEMORY SYSTEM AND METHOD USING STACKED MEMORY DEVICE DICE, AND SYSTEM USING THE MEMORY SYSTEM
TECHNICAL FIELD
[001] This invention relates to memory devices, and, more particularly, in one or more embodiments to a memory system having a plurality of stacked memory device dice connected to a logic die.
BACKGROUND OF THE INVENTION
[002] As memory devices of all types have evolved, continuous strides have been made in improving their performance in a variety of respects. For example, the storage capacity of memory devices has continued to increase at geometric proportions. This increased capacity, coupled with the geometrically higher operating speeds of electronic systems containing memory devices, has made high memory device bandwidth ever more critical. One application in which memory devices, such as dynamic random access memory ("DRAM") devices, require a higher bandwidth is their use as system memory in computer systems. As the operating speed of processors has increased, processors are able to read and write data at correspondingly higher speeds. Yet conventional DRAM devices often do not have the bandwidth to read and write data at these higher speeds, thereby slowing the performance of conventional computer systems. This problem is exacerbated by the trend toward multi-core processors and multiple processor computer systems. It is currently estimated that computer systems operating as high-end servers are idle as many as 3 out of every 4 clock cycles because of the limited data bandwidth of system memory devices. In fact, the limited bandwidth of DRAM devices operating as system memory can reduce the performance of computer systems to as low as 10% of the performance of which they would otherwise be capable.
[003] Various attempts have been made to increase the data bandwidth of memory devices. For example, wider internal data buses have been used to transfer data to and from arrays with a higher bandwidth. However, doing so usually requires that write data be serialized and read data deserialized at the memory device interface. Another approach has been to simply scale up the size of memory devices or conversely shrink their feature sizes, but, for a variety of reasons, scaling has been incapable of keeping up with the geometric increase in the demand for higher data bandwidths. Proposals have also been made to stack several integrated circuit memory device dice in the same package, but doing so threatens to create a large number of other problems that must be overcome.
[004] One potential problem with stacking memory device dice on top of each other is that it may create signal timing skews between the signals transmitted to or from each of the memory devices. Insofar as the distances between each of the memory devices and an interface for the packaged memory devices will vary for each memory device, the time required for signals to be transmitted to and from each of the memory devices will inherently vary. This can be a considerable problem because there may be a large number of memory device dice in the stack, such as, for example, eight memory devices. Additionally, because of process, temperature and supply voltage variations, the timing performances of the memory devices may vary even if they are fabricated on the same wafer. An example of such signal timing skews is illustrated in Figure 1, which shows the period during which read data signals are considered valid at a package interface for each of 4 stacked dynamic random access memory ("DRAM") device dice DRAMO-DRAM 1. This data valid period is sometimes referred to as a data "eye." As shown therein, the read data for DRAM2 is valid first, followed by DRAMO, DRAMl and finally DRAM3. The period during which all of the read data, i.e., the composite eye 8 for all of the DRAM, is almost nonexistent. Therefore, it would be very difficult for a memory access device, such as a memory controller or processor, to capture the read data using a single clock signal, particularly as the operating speeds and resulting data transfer rates of memory devices continue to increase.
[005] In the past, the problem of signal skews from different memory devices has been greatly alleviated by transmitting respective read strobe signals from the memory devices along with the respective read data. The strobe signal is then used by the memory access device to capture the read data. Insofar as differences in the timing of read data from each of the memory devices are substantially matched by differences in the timing of the strobe signals, transitions of the strobe signals are substantially centered in the data eye from each memory device, thereby allowing the memory access device to successfully capture the read data from each of the memory devices. As the operating speed of memory devices have continued to increase, even this approach has not been sufficient. As a result, techniques have been developed to adjust the timing of the strobe signals by either adjusting their transmit times at the memory devices or by delaying them by adjustable amounts in the memory access device. Alternatively, the timing of each of the bits of the read data can be adjusted relative to the timing of the read strobe signal. An example of a memory device that adjusts the timing of each bit of read data in this manner is described in U.S. Patent No. 6,882,304.
[006] The conventional approach of adjusting the timing between a read strobe signal and read data signals could be used for stacked memory device dice. However, doing so would require an extensive amount of timing adjustment circuitry in each memory device, thereby reducing the area of each memory device dice available for providing memory capacity. Adjusting the timing between a read strobe signal and read data signal in each memory device die would also require sending a read strobe signal from each memory device. Furthermore, although the timing problems have been discussed with respect to read data signals, essentially the same type of problems can exist with write data signals, command signals and address signals. If a separate strobe signal was transmitted to or from each memory device for each of these types of signals, the strobe signals would require that the packaged memory devices include a large number of strobe terminals. For example, if eight memory device dice were stacked, 32 terminals would be required to transfer a strobe signal to or from the memory devices of all these types of signals. Yet, it is generally considered undesirable to unduly increase the number of terminals in a memory device because of the lack of available area in a memory device package and the large number of conductors that would be required in the bus or circuit board on which the memory device was mounted.
[007] Therefore, a need exists for a method and apparatus to minimize problems and limitations resulting from timing skews between signals transmitted to or from stacked memory device dice in a manner that maximizes the area of a die available for memory capacity and does not unduly increase the number of required terminals.
BRIEF DESCRIPTION OF THE DRAWINGS
[008] Figure 1 is a timing diagram showing the manner in which the timing of read data signals from each of a plurality of stacked memory device dice are skewed relative to each other. [009] Figure 2 is a block diagram of a processor-based system that includes a memory system containing stacked memory device dice according to an embodiment of the invention. [010] Figure 3 is a timing diagram showing the timing of read data signals shown in Figure 1 along with read data signal having corrected timing according to an embodiment of the invention. [011] Figure 4 is a more detailed block diagram of an embodiment of the processor-based system of Figure 2 showing the memory system in greater detail. [012] Figure 5 is a block diagram showing an embodiment of a timing correction system used in the memory system of Figures 2 and 4. [013] Figure 6 is a block diagram showing an embodiment of a strobe timing adjustment circuit used in the timing correction system of Figure 5. [014] Figure 7 is a block diagram showing an embodiment of a receiver used in the timing correction system of Figure 5.
DETAILED DESCRIPTION
[015] A computer system including a high-capacity, high bandwidth memory system 10 according to an embodiment of the invention is shown in Figure 2. The memory system 10 is connected to a processor 12 through a relatively narrow high-speed bus 14 that is divided into downstream lanes and separate upstream lanes (not shown in Figure 2). The memory system 10 includes 4 DRAM dice 20, 22, 24, 26, which may be identical to each other, stacked on top of each other. Although the memory system 10 includes 4 DRAM dice 20, 22, 24, 26, other embodiments of the memory device use a greater or lesser number of DRAM dice. The stacked DRAM dice 20, 22, 24, 26 are connected to a logic die 30, which serves as the interface with the processor 12. The logic die 30 can be physically positioned relative to DRAM dice 20, 22, 24, 26 in any order, such as by stacking the DRAM dice 20, 22, 24, 26 on top of the logic die 30. However, the logic die 30 could, for example, be positioned in the middle of the stack of DRAM dice 20, 22, 24, 26.
[016] The logic die 30 can implement a variety of functions in the memory system 10, such as to limit the number of functions that must be implemented in the DRAM dice 20, 22, 24, 26. For example, the logic die 30 may perform memory management functions, such as power management and refresh of memory cells in the DRAM dice 20, 22, 24, 26. In some embodiments, the logic die 30 may perform error checking and correcting ("ECC") functions. In the embodiments described herein, the logic die 30 implements the timing correction of signals that the logic die 30 couples to or receives from the DRAM dice 20, 22, 24, 26, as explained in greater detail below.
[017] The DRAM dice 20, 22, 24, 26 may be connected to each other, and they are connected to the logic die 30 by a relatively wide bus 34. The bus 34 may be implemented with through silicon vias ("TSVs"), which comprise a large number of conductors extending at least partially through the DRAM dice 20, 22, 24, 26 at the same locations on the DRAM dice and connect to respective conductors formed on the dice 20, 22, 24, 26. In one embodiment, each of the DRAM dice 20, 22, 24, 26 are divided into 16 autonomous partitions, each of which may contain 2 or 4 independent memory banks. In such case, the partitions of each dice 20, 22, 24, 26 that are stacked on top of each other may be independently accessed for read and write operations. Each set of 16 stacked partitions may be referred to as a "vault." Thus, the memory system 10 may contain 16 vaults.
[018] As mentioned above, the logic die 30 contains timing correction circuitry for ensuring that read data signals received from the memory device dice 20, 22, 24, 26 are aligned with each other when they are transmitted from the memory system 10. As shown in Figure 3, the logic die 30 causes the read data signals that would be received from the memory device dice 20, 22, 24, 26 as shown in Figure 1 so that they are substantially aligned with each other. As a result, the read data signals are transmitted from the memory system 10 with a composite eye 28 that is substantially larger than the virtually non-existent composite eye 8 shown in Figure 1.
[019] As explained in greater detail below, one of the functions performed by the logic die 30 is to serialize the read data bits coupled from the DRAM dice 20, 22, 24, 26 into a serial stream of 16 serial data bits coupled through each of 16 parallel bits of one of the upstream lanes 42a-d of the bus 14. Similarly, the logic die 30 may perform the functions of deserializing 16 serial data bits coupled through one of the 16-bit downstream lanes 40a-d of the bus 14 to obtain 256 parallel data bits. The logic die 30 then couples these 256 bits through one of the 32-bit sub-buses 38a-p in a serial stream of 8 bits. However, other embodiments may use different numbers of lanes 40, 42 having different widths or different numbers of sub-buses 38a-p having different widths, and they may couple data bits having different structures. As will be appreciated by one skilled in the art, the stacking of multiple DRAM dice results in a memory device having a very large capacity. Further, the use of a very wide bus connecting the DRAM dice allows data to be coupled to and from the DRAM dice with a very high bandwidth.
[020] A logic die 30 according to an embodiment of the invention is shown in Figure 4 connected to the processor 12 and the DRAM dice 20, 22, 24, 26. As shown in Figure 4, each of the 4 downstream lanes 40a-d is connected to a respective link interface 50a-d. Each link interface 50a-d includes a deserializer 54 that converts each serial stream of 16 data bits on each of the 16-bit lanes 40a-d to 256 parallel bits. Insofar as there are 4 link interfaces 50a-d, the link interfaces can together output 1024 output parallel bits.
[021] Each of the link interfaces 50a-d applies its 256 parallel bits to a respective downstream target 60a-d, which decodes the command and address portions of the received packet and buffers write data in the event a memory request is for a write operation. The downstream targets 60a-d output their respective commands, addresses and possibly write data to a switch 62. The switch 62 contains 16 multiplexers 64 each of which direct the command, addresses and any write data from any of the downstream targets 60a-d to its respective vault of the DRAM dice 20, 22, 24, 26. Thus, each of the downstream targets 60a-d can access any of the 16 vaults in the DRAM dice 20, 22, 24, 26. The multiplexers 64 use the address in the received memory requests to determine if its respective vault is the target of a memory request. Each of the multiplexers 64 apply the memory request to a respective one of 16 vault controllers 70a-p.
[022] Each vault controller 70a-p includes a respective memory controller
80, each of which includes a write buffer 82, a read buffer 84 and a command pipeline 86. The commands and addresses in memory requests received from the switch 62 are loaded into the command pipeline 86, which subsequently outputs the received commands and corresponding addresses. Any write data in the memory requests are stored in the write buffer 82. The read buffer 84 is used to store read data from the respective vault, as will be explained in greater detail below. Both the write data from the write buffer 82 and the commands and addresses from the command pipeline 86 of each of the vault controllers 70a-p are applied to a memory interface 88. The memory interface 88 couples commands and addresses from the command pipelines 86 to the DRAM dice 20, 22, 24, 26 through a command/address bus 94, and it couples 32-bits of write data from each of the write buffers 82 to the DRAM dice 20, 22, 24, 26 through a 32-bit data bus 92.
[023] Although data are loaded into the write buffer 82 as 256 parallel bits, they are output from the buffer 82 in two sets, each set being 128 parallel bits. These 128 bits are then further serialized by the memory interface 88 to 4 sets of 32- bit data, which are coupled through the data bus 92. In the embodiment shown in Figure 4, write data are coupled to the write buffer 82 in synchronism with a 500 MHz clock so the data are stored in the write buffer at 16 gigabytes ("GB") per second. The write data are coupled from the write buffer 82 to the DRAM dice 20, 22, 24, 26 using a 2 GHz clock so the data are output from the write buffer 82 at 8 GB/s. Therefore, as long as more than half of the memory requests are not write operations to the same vault, the write buffers 82 will be able to couple the write data to the DRAM dice 20, 22, 24, 26 at least as fast as the data are coupled to the write buffer 82.
[024] In the event a memory request is for a read operation, the command and address for the request are coupled to the DRAM dice 20, 22, 24, 26 in the same manner as a write request, as explained above. In response to a read request, 32 bits of read data are output from the DRAM dice 20, 22, 24, 26 through the 32-bit data bus 92. The memory interface 88 deserializes the 32 bits of read data from each of the vaults into two sets of 128-bit read data, which are applied to the read buffer 84. After 2 sets of 128-bit read data have been stored in the read buffer 84, the read buffer transmits 256 bits to the switch 62. The switch includes 4 output multiplexers 104 coupled to respective upstream masters 110a-d. Each multiplexer 104 can couple 256 bits of parallel data from any one of the vault controllers 70a-p to its respective upstream master 110a-d. The upstream masters 110a-d format the 256 bits of read data into packet data and couple the packet to respective upstream link interfaces 114a-d. Each of the link interfaces 114a-d include a respective serializer 120 that converts the incoming 256 bits to a serial stream of 16 bits on each bit of a respective one of the 16-bit upstream links 42a-d. 5] As explained above, the logic die 30 corrects the timing of signals that the logic die 30 couples to or receives from the DRAM dice 20, 22, 24, 26, as explained in greater detail below. This timing correction is implemented by a timing correction system 100, one of which is included in each of the memory interfaces 88. An embodiment of the timing correction system 100 is shown in Figure 5. The system 100 includes a timing control circuit 134 that outputs 4 read data strobe signals RDQS0-RDQS3. The strobe signals RDQS0-RDQS3 are in a pattern of alternating high and low logic levels. Each of the strobe signals RDQSO- RDQS3 is applied to a respective one of 4 strobe timing adjustment circuits 140a-d, each of which receives a respective timing control signal from the timing control circuit 134. Each of the 4 strobe timing adjustment circuits 140a-d transmit respective adjusted read data strobe signals RDQS0'-RDQS3' to a respective one of the DRAM device dice 20, 22, 24, 26. Thus, the strobe timing adjustment circuit 140a transmits its strobe signal RDQSO' to the first DRAM device die 20 through a TSV 152a extending from the logic die 30 to the DRAM device die 20. The strobe signal RDQSO' may also be coupled through additional TSVs 152b-d extending to the other DRAM device dice 22, 24, 26, but they are not internally connected to any circuitry in the respective DRAM device dice 22, 24, 26. Similarly, the strobe timing adjustment circuit 140b transmits its strobe signal RDQSl' to the second DRAM device die 22 through two TSVs 154a,b, the strobe timing adjustment circuit 140c transmits its strobe signal RDQS2' to the third DRAM device die 24 through three TSVs 156a,b,c, and the strobe timing adjustment circuit 14Od transmits its strobe signal RDQS3' to the fourth DRAM device die 26 through four TSVs 158a,b,c,d.
[026] In response to each of the read data strobe signals RDQS0'-RDQS3', the respective DRAM device dice 20, 22, 24, 26 output 32 bits of read data on a common 32-bit bus 150. Each of the bits of the read data is applied through a respective input buffer 162 to a respective one of 32 receivers 160 (only 1 of which is shown in Figure 5). Thus, each of the memory interfaces 88 shown in Figure 4 contains 32 receivers 160. Each receiver 160 deserializes the received bit of read data into 4 bits of read data. Thus, the 32 bits of read data collectively received by the 32 receivers 160 result in 128 bits of read data. In a similar manner, a respective transmitter 164 is connected to each bit of the bus 150 so that each of the memory interfaces 88 shown in Figure 4 contains 32 transmitters 164 (only 1 of which is shown in Figure 5). Each of the transmitters 164 transmits 4 bits of write data through a respective output buffer 166 and serializes the data into 1 bit of write data that is applied to its respective bit of the bus 150.
[027] The timing of the read data being transmitted from each of the
DRAM device dice 20, 22, 24, 26 is controlled by the timing of its respective read data strobe signals RDQS0'-RDQS3'. The timing control signals output from the timing control circuit 134 cause the respective strobe timing adjustment circuits 140a-d to properly adjust the timing of the read data strobe signals RDQS0'-RDQS3' so that the read data is received at the logic die 30 from each of the DRAM device dice 20, 22, 24, 26 with the same timing. As a result, the receivers 160 can capture the read data using the same clock signal CLK regardless of which DRAM device dice 20, 22, 24, 26 transmitted the read data. Therefore, the logic die 30 can transmit the read data from the memory system with the same timing without any additional timing adjustments regardless of which DRAM device dice 20, 22, 24, 26 was the originator of the data.
[028] In one embodiment of the timing control circuit 134, a conventional training sequence is used to determine the correct timing of each of the strobe signals RDQS0'-3', such as is disclosed in U.S. Patent No. 6,882,304. The timing control circuit 134 causes the timing of each of the strobe signals RDQS0'-3' to be incrementally adjusted while the receivers 160 attempt to capture known read data. The timing that best captures the read data is then used during normal operation. The optimum timing can be determined, for example, by using a timing that is midway between all of the timing values that successfully captured the read data.
[029] The disclosed embodiment of the memory interface 88 uses the timing control circuit 100 only to adjust the timing of the read data. However, in other embodiments, a similar timing control circuit 100 adjusts the timing of write data signals, command signals and/or address signals in a similar manner. In each case, the timing control circuit can vary the timing of these signals transmitted to the DRAM device dice 20, 22, 24, 26 so they are received by the DRAM device dice at the proper time. The proper timing can be determined by conducting a read operations as the timing of these signals are incrementally varied to determine which timing can best be captured in the DRAM device dice 20, 22, 24, 26. Also, although the timing control circuit 100 is used to apply properly timed read strobe signals to 4 DRAM device dice 20, 22, 24, 26, other embodiments are used with lesser or additional numbers of DRAM device dice.
[030] An embodiment of each of the strobe timing adjustment circuits
140a-d is shown in Figure 6. Although only one timing adjustment circuit 140 is shown in Figure 6, it will be understood that 4 of them would be used in the timing control circuit 100 of Figure 5. As explained above, the timing adjustment circuit 140 receives a respective read data strobe signal RDQS, which consists of alternating high and low logic levels, which may be labeled A-H. The RDQS signal is applied to two registers 170, 172, each of which has 4 outputs Q0-Q3. The registers 170, 172 are alternately enabled by respective complementary enable signals received from respective outputs of a flip-flop 176. The flip-flop 176 is configured to toggle so that it switches states responsive to each rising edge of a clock signal CLK_1XSE. In one embodiment, the clock signal CLK_1XSE has a frequency of 500 MHz, so that the flip-flop 176 outputs signal Q high for 4 ns and then output Q* high for 4 ns. Therefore, the flip-flop 176 first enables the register 170 for 4 ns and then enables the register 172 for 4 ns. However, in other embodiments, the clock signal CLK_1XSE has different frequencies. Therefore, the register 170 outputs the signals designated A-D in the read data strobe signal RDQS, and the register 172 outputs the signals designated E-H in the read data strobe signal RDQS.
[031] The signals output by registers 170, 172 are applied to two multiplexers 180, 182. More specifically, the signals designated A, C, E, G from the registers 170, 172 are applied to respective inputs of the multiplexer 180, and the signals designated B, D, F, H from the registers 170, 172 are applied to respective inputs of the multiplexer 182. The multiplexers 180, 182 are controlled by respective select signals to cause one of its inputs to be applied to its output. The select signals are generated by a selector 188, which may be implemented using a specially configured counter. The selector 188 is clocked by a clock signal CLK 4X, which, in one embodiment, has a frequency of 1 GHz and is a differential clock signal so that the clock signals have different states. However, the clock signals CLK_4X are coupled through a delay circuit 190, which may be, for example, a delay line or a phase interpolator. The delay circuit 190 delays the clock signals CLK_4X by an adjustable delay that is controlled by the respective timing control signal from the timing control circuit 134 (Figure 5). The selector 188 first causes the multiplexer 180 to output the signal A from the register 170, and it then causes the multiplexer 182 to output the signal B from the register 170. Similarly, the selector 188 then causes the multiplexer 180 to output the signal C from the register 170, and it then causes the multiplexer 182 to output the signal D from the register 170. In like manner, the selector 188 causes the multiplexer 180, 182 to sequentially output the signals E-H. The respective outputs of the multiplexers 180, 182 are applied to respective inputs of a serializer 194.
[032] In addition to the clock signals CLK_4X being applied to the selector
188, one of the clock signals CLK_4X is applied to a clock input of the serializer 194. The clock signal alternately selects each of its inputs and couples them to its output. Thus, although signals designated A,C,E,G are applied to one input and signals B,D,F,H are applied to the other input, the serializer 194 outputs a signal in the order A,B,C,D,E,F,G,H. As a result, the serializer 194 outputs the original read strobe signal RDQS applied to the registers 170, 172 except that the timing of the strobe signal RDQS has been adjusted by the timing control signal to generate the timing adjusted read strobe signal RDQS'. This RDQS' signal is transmitted though an output buffer 196 to its respective DRAM device dice 20, 22, 24, 26, as explained above with reference to Figure 5. Thus, the selector 188, the multiplexers 180, 182 and serializer 188 together implement a serializing circuit.
[033] An embodiment of the receiver 160 shown in Figure 5 is shown in
Figure 7. The receiver 160 receives one bit of read data DQ, which, in one embodiment, consists of 8 bits of serial read data, and deserializes it as explained above with reference to Figure 5. These serial bits of read data DQ will be designated bits A-H for purposes of facilitating an explanation of the receiver 160. The read data bit is applied to the respective data input of 8 flip-flops 200a-h after being coupled through an input buffer 204. The flip-flops 200a-h are clocked by a selector 208, which may be implemented by a counter. However, alternating flip- flops 200a,c,e,g are clocked by the rising edge of a signal received from the selector 208, while the flip-flops 200b,d,f,h are clocked by the falling edge of a signal received from the selector 208. Additionally, the same signal is applied to adjacent flip flop 200a,b through 200g,h.
[034] When the selector 208 is clocked, each of its outputs sequentially transitions high responsive to rising edges of the clock signal CLK_2X, which, in one embodiment, has a frequency of IGHz. Thus the flip-flop 200a first outputs the serial read data bit A, and continues to do so until it is clocked again 4 ns later when the received signal from the selector 208 again transitions high. The flip-flop 200b is clock 1 ns later by the falling edge of the same signal that clocked the flip-flop 200a, so that the flip-flop 200b outputs the serial read data bit B for 4 ns. However, at the same time that the signal applied to the flip-flops 200a,b transitions low, the signal applied to the flip-flops 200c,d transitions high to cause the flip-flop 200c to output the serial read data bit C for 4 ns. In a similar manner, the flip-flops 200d-g sequentially output read data bits designated D-G. At the end of 4 ns, all of the serial data bits A-G will have been output from the flip-flops 200a-h.
[035] The output from each of the first 4 flip flops 200a-d are applied to a first input of a respective multiplexers 210a-d, and the output from each of the second 4 flip flops 200e-h are applied to a second input of the respective multiplexers 210a-d. The multiplexers 210a-d are each controlled by a signal received from a flip-flop 212, which is configured to toggle responsive to a signal from an AND gate 214. The AND gate 214 receives at one of its inputs the clock signal CLK_1XSE which, it may be recalled, has a frequency of 500 MHz in one embodiment. The other input of the AND gate 214 receives a signal from the output of a flip-flop 216. The flip-flop 216 has a data input that receives a signal from the output of a flip-flop 218. The flip-flop 218 receives a read enable signal RD_EN at its data input, and it is clocked by the clock signal CLK lXSE.
[036] In operation, when the read enable signal RD EN transitions high, the next rising edge of the clock signal CLK_1XSE causes the flip-flop 218 to output a high that is applied to the data input of the flip-flop 216. This high output signal from the flip-flop 218 is also applied to the enable input of the selector 208 to allow it to begin clocking the flip-flops 200a-h so that they can collectively output the serial read data bits. On the next rising edge of the clock signal CLK_1XSE, the flip-flop 216 transitions high, thereby causing the output of the AND gate 214 to transition high. The flip-flop 212 is then clocked, and it continues to be clocked by the clock signal CLK_1XSE until the RD_EN signal transitions low at the end of a read operation. Insofar as the flip-flop 212 is configured to toggle, it outputs a signal that is high for 4 ns and then low for 4 ns. As a result, the multiplexers 210a- d output serial data bits A-D for 4 ns, and they then output serial data bits E-H for 4 ns. Thus, the 8 ns that it takes to output bits A-H coincides with the 8 ns that the 8 serial data bits A-H are applied to the receiver 160. Of course, the timing and frequency examples have been provided herein for purposes of explanation, and may be different for other embodiments.
[037] From the foregoing it will be appreciated that, although specific embodiments of the invention have been described herein for purposes of illustration, various modifications may be made without deviating from the spirit and scope of the invention. For example, although the embodiments of the invention are explained in the context of stacked DRAM dice, it will be understood that the stacked die may be other types of memory device die, such as flash memory device die. Accordingly, the invention is not limited except as by the appended claims.

Claims

CLAIMSWhat is claimed is:
1. A memory system, comprising: a plurality of stacked memory device dice containing a plurality of memory cells; and a logic die coupled to the memory device dice through a plurality of conductors, the logic die being operable to write data to and read data from the memory device dice, the logic die including a timing correction system that is operable to control the timing at which at least one signal is received by the logic die from each of the memory device dice.
2. The memory system of claim 1 wherein the plurality of stacked memory device dice are connected to each other and to the logic die through a plurality of through silicon vias.
3. The memory system of claim 1 wherein the at least one signal coupled between the logic die and each of the memory device dice comprise a respective set of read data signals transmitted to the logic die by each of the memory device dice.
4. The memory system of claim 2 wherein each of the memory device dice is operable to transmit its respective set of read data signals at a time determined by receipt of a respective read data strobe, and wherein the timing correction system comprises: a strobe timing adjustment circuit for each of the memory device dice, each of the strobe timing adjustment circuits being structured to output a read strobe signal with a timing that is controlled by a respective timing control signal; and a timing control circuit generating the respective timing control signals and applying the timing control signals to the respective memory device dice, the timing control circuit generating the timing control signals causing the respective sets of read data transmitted by the memory device dice to be received by the logic die with substantially the same timing.
5. The memory system of claim 4 wherein the timing control circuit is operable to generate each of the timing control signals by providing a respective plurality of timing control signals to each of the strobe timing adjustment circuits that cause the respective strobe timing adjustment circuit to vary the timing of the respective read strobe signal over a range thereby causing the respective memory device die to provide it respective set of read data signals to the logic die at times that vary over a range, the timing circuit being operable to use as the timing control signal for application to the respective strobe timing adjustment circuit a timing control signal that causes the set of read data signals to be received by the logic die at a suitable time within the range.
6. The memory system of claim 2 wherein the timing correction system comprises a plurality of data receivers each of which is operable to receive a corresponding read data signal from each of the memory device dice, the receiver being operable to deserialize the received read data signal into a plurality of parallel read data bits.
7. The memory system of claim 6 wherein each of the receivers is operable to capture the received read data signal responsive to a clock signal, all of the plurality of receivers using the same clock signal to capture their respective received read data signal.
8. The memory system of claim 6 wherein each of the receivers comprise: a plurality of flip-flops coupled to receive the read data signal, each of the flip-flops being operable to store and apply to an output a respective sample of the read data signal; a selector operable to generate and sequentially apply the clock signals to the respective flip-flops so that the flip-flops store the respective samples of the read data signal; and a plurality of multiplexers each of which is coupled to the respective outputs of a plurality of the flip-flops, the multiplexers being responsive to a clock signal to alternately output the respective samples from a respective pair of the plurality of flip-flops.
9. The memory system of claim 2 wherein each of the memory device dice comprise a respective dynamic random access memory device dice.
10. A timing correction system, comprising: a circuit generating a plurality of data strobe signals; a plurality of strobe timing adjustment circuits receiving respective ones of the data strobe signals, each of the strobe timing adjustment circuits comprising: a register storing the respective data strobe signal and applying a plurality of bits of the stored data strobe signal to respective output terminals; a serializing circuit receiving the bits of the data strobe signal from the register, the serializing circuit being operable to output the bits of the data strobe signal in serial form at a time determined by an adjusted clock signal; and a delay circuit receiving a clock signal and outputting the adjusted clock signal with a delay corresponding to a timing control signal; and a timing control circuit generating a plurality of timing control signals each of which is applied to the delay circuit in a respective one of the strobe timing adjustment circuits.
11. The timing correction system of claim 10 wherein the delay circuit comprises a phase interpolator.
12. The timing correction system of claim 10 wherein the delay circuit comprises a delay line.
13. The timing correction system of claim 10 wherein the register comprises: a first register storing a first plurality of successive bits of the data strobe signal; and a second register storing a second plurality of successive bits of the data strobe signal, the second plurality of successive bits of the data strobe signal immediately following the first plurality of successive bits of the data strobe signal.
14. The timing correction system of claim 13 wherein the serializing circuit comprises: a first multiplexer coupled to receive alternating bits of the data strobe signal output from the first register and alternating bits of the data strobe signal output from the second register, the first multiplexer being operable responsive to a first control signal to couple each of the received bits of the data strobe signal to a first output terminal; a second multiplexer coupled to receive alternating bits of the data strobe signal output from the first register that are not applied to the first multiplexer and alternating bits of the data strobe signal output from the second register that are not applied to the first multiplexer, the second multiplexer being operable responsive to a second control signal to couple each of the received bits of the data strobe signal to a second output terminal; a selector operable responsive to a clock signal to generate the first and second control signals, the first and second control signals causing the first and second multiplexers to sequentially coupled each of the received bits of the data strobe signal to the first and second output terminals, respectively; and a serializer circuit coupled to the first and second output terminals of the first and second multiplexers, respectively, the serializer circuit being operable to alternately output bits of the data strobe signal received from the first and second multiplexers at a time determined by the adjusted clock signal.
15. The timing correction system of claim 10 wherein the timing control circuit is operable to generate each of the timing control signals by providing a respective plurality of timing control signals to each of the strobe timing adjustment circuits that cause the respective strobe timing adjustment circuit to vary the timing of the respective read strobe signal over a range thereby causing the respective memory device die to provide it respective set of read data signals to the logic die at times that vary over a range, the timing circuit being operable to use as the timing control signal for application to the respective strobe timing adjustment circuit a timing control signal that causes the set of read data signals to be received by the logic die at a suitable time within the range.
16. A system, comprising: a memory access device; and a memory system coupled to the memory access device, the memory system comprising: a plurality of stacked memory device dice containing a plurality of memory cells and being operable to transmit read data responsive to a received read strobe signal, the timing at which each of the memory device dice transmitting the read data being determined by the time of receiving the respective read strobe signal; and a logic die coupled to the memory access device and to the memory device dice through a plurality of conductors, the logic die being operable to write data to and read data from the memory device dice, the logic die including a timing correction system that is operable to control the timing that the read strobe signals are applied to the respective memory device dice, the logic die being operable to transmit the read data to the memory access device substantially upon receipt from the memory device dice.
17. The system of claim 16 wherein the timing correction system comprises: a strobe timing adjustment circuit for each of the memory device dice, each of the strobe timing adjustment circuits being structured to output the respective read strobe signal with a timing that is controlled by a respective timing control signal; and a timing control circuit generating the respective timing control signals and applying the timing control signals to the respective memory device dice, the timing control circuit generating the timing control signals causing the respective sets of read data transmitted by the memory device dice to be received by the logic die with substantially the same timing.
18. The system of claim 17 wherein the timing control circuit is operable to generate each of the timing control signals by providing a respective plurality of timing control signals to each of the strobe timing adjustment circuits that cause the respective strobe timing adjustment circuit to vary the timing of the respective read strobe signal over a range thereby causing the respective memory device die to provide it respective set of read data signals to the logic die at times that vary over a range, the timing circuit being operable to use as the timing control signal for application to the respective strobe timing adjustment circuit a timing control signal that causes the set of read data signals to be received by the logic die at a suitable time within the range.
19. The system of claim 16 wherein the logic die comprises a plurality of data receivers each of which is operable to receive a corresponding read data signal from each of the memory device dice, the receiver being operable to deserialize the received read data signal into a plurality of parallel read data bits and to apply the parallel read data bits to the memory access device.
20. The system of claim 16 wherein each of the memory device dice comprise a respective dynamic random access memory device dice.
21. A method of coupling read data from a plurality of stacked memory device dice each of which is connected to a logic die, the method comprising: transmitting respective read strobe signals to each of the memory device dice from the logic die; transmitting read data to the logic die from each of the memory device dice responsive to the memory device dice receiving the respective read strobe signal; and adjusting the timing of transmitting respective read strobe signals from the logic die to each of the memory device dice to cause the read data to be received by the logic die at substantially the same time from each of the memory device dice.
22. The method of claim 21 wherein the act of adjusting the timing of transmitting respective read strobe signals to each of the memory device dice comprises conducting a training sequence to determine which timing allows the logic die to suitably capture the read data.
23. The method of claim 22 wherein the training sequence comprises: repetitively transmitting the read strobe signal to each of the memory device dice, the read strobe signals being transmitted at different times over a range of times; receiving read data at the logic die responsive to each of the read strobe signals transmitted to each of the memory device dice; determining which timing of each of the read strobe signals caused the read data to be received by the logic die at substantially the same time from each of the memory device dice; and subsequently using the determined timing to transmit each of the read strobe signals to the respective memory device dice.
24. The method of claim 21 wherein the act of adjusting the timing of transmitting each of the read strobe signals to a respective one of the memory device dice comprises: providing a read strobe signal having a plurality of serial bits; deserializing the read strobe signal to convert the plurality of serial bits into a plurality of corresponding parallel bits; and transmitting each of the bits to the respective memory device dice as a serial bit stream starting at a time adjusted to cause the read data to be received by the logic die at substantially the same time that respective read data from the other memory device dice are received at the logic die.
25. The method of claim 21, further comprising the respective read data from each of the memory device dice responsive to a clock signal, the same clock signal being used to capture the respective read data from all of the memory device dice.
PCT/US2009/050155 2008-07-21 2009-07-09 Memory system and method using stacked memory device dice, and system using the memory system WO2010011503A2 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
KR1020117001535A KR101288179B1 (en) 2008-07-21 2009-07-09 Memory system and method using stacked memory device dice, and system using the memory system
JP2011520079A JP5413690B2 (en) 2008-07-21 2009-07-09 Memory system and method using stacked memory device dice, and system using the memory system
CN200980128341.4A CN102099861B (en) 2008-07-21 2009-07-09 Use accumulator system and the method for stacked storage device nude film
EP09800787.5A EP2319044B1 (en) 2008-07-21 2009-07-09 Memory system and method using stacked memory device dice, and system using the memory system
KR1020137010171A KR101364348B1 (en) 2008-07-21 2009-07-09 Memory system and method using stacked memory device dice, and system using the memory system

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/176,951 2008-07-21
US12/176,951 US7855931B2 (en) 2008-07-21 2008-07-21 Memory system and method using stacked memory device dice, and system using the memory system

Publications (2)

Publication Number Publication Date
WO2010011503A2 true WO2010011503A2 (en) 2010-01-28
WO2010011503A3 WO2010011503A3 (en) 2010-04-15

Family

ID=41530191

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2009/050155 WO2010011503A2 (en) 2008-07-21 2009-07-09 Memory system and method using stacked memory device dice, and system using the memory system

Country Status (7)

Country Link
US (5) US7855931B2 (en)
EP (1) EP2319044B1 (en)
JP (1) JP5413690B2 (en)
KR (2) KR101288179B1 (en)
CN (1) CN102099861B (en)
TW (1) TWI426512B (en)
WO (1) WO2010011503A2 (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011081731A (en) * 2009-10-09 2011-04-21 Elpida Memory Inc Semiconductor device, adjusting method for the same, and data processing system
US8400808B2 (en) 2010-12-16 2013-03-19 Micron Technology, Inc. Phase interpolators and push-pull buffers
US8521979B2 (en) 2008-05-29 2013-08-27 Micron Technology, Inc. Memory systems and methods for controlling the timing of receiving read data
US8533416B2 (en) 2008-07-21 2013-09-10 Micron Technology, Inc. Memory system and method using stacked memory device dice, and system using the memory system
US8756486B2 (en) 2008-07-02 2014-06-17 Micron Technology, Inc. Method and apparatus for repairing high capacity/high bandwidth memory devices
US8799726B2 (en) 2008-06-03 2014-08-05 Micron Technology, Inc. Method and apparatus for testing high capacity/high bandwidth memory devices
US9171597B2 (en) 2013-08-30 2015-10-27 Micron Technology, Inc. Apparatuses and methods for providing strobe signals to memories
US9659630B2 (en) 2008-07-02 2017-05-23 Micron Technology, Inc. Multi-mode memory device and method having stacked memory dice, a logic die and a command processing circuit and operating in direct and indirect modes

Families Citing this family (82)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9229887B2 (en) * 2008-02-19 2016-01-05 Micron Technology, Inc. Memory device with network on chip methods, apparatus, and systems
US7978721B2 (en) 2008-07-02 2011-07-12 Micron Technology Inc. Multi-serial interface stacked-die memory architecture
US8127204B2 (en) 2008-08-15 2012-02-28 Micron Technology, Inc. Memory system and method using a memory device die stacked with a logic die using data encoding, and system using the memory system
US8086913B2 (en) 2008-09-11 2011-12-27 Micron Technology, Inc. Methods, apparatus, and systems to repair memory
US8254191B2 (en) 2008-10-30 2012-08-28 Micron Technology, Inc. Switched interface stacked-die memory architecture
JP2011081732A (en) * 2009-10-09 2011-04-21 Elpida Memory Inc Semiconductor device, adjusting method for the same, and data processing system
US9123552B2 (en) 2010-03-30 2015-09-01 Micron Technology, Inc. Apparatuses enabling concurrent communication between an interface die and a plurality of dice stacks, interleaved conductive paths in stacked devices, and methods for forming and operating the same
JP2012146377A (en) * 2011-01-14 2012-08-02 Elpida Memory Inc Semiconductor device
US8554991B2 (en) 2011-02-09 2013-10-08 Avago Technologies General Ip (Singapore) Pte. Ltd. High speed interface for dynamic random access memory (DRAM)
US9213054B2 (en) 2011-03-14 2015-12-15 Rambus Inc. Methods and apparatus for testing inaccessible interface circuits in a semiconductor device
US9170744B1 (en) 2011-04-06 2015-10-27 P4tents1, LLC Computer program product for controlling a flash/DRAM/embedded DRAM-equipped system
US8930647B1 (en) 2011-04-06 2015-01-06 P4tents1, LLC Multiple class memory systems
US9432298B1 (en) 2011-12-09 2016-08-30 P4tents1, LLC System, method, and computer program product for improving memory systems
US9176671B1 (en) 2011-04-06 2015-11-03 P4tents1, LLC Fetching data between thread execution in a flash/DRAM/embedded DRAM-equipped system
US9158546B1 (en) 2011-04-06 2015-10-13 P4tents1, LLC Computer program product for fetching from a first physical memory between an execution of a plurality of threads associated with a second physical memory
US9164679B2 (en) 2011-04-06 2015-10-20 Patents1, Llc System, method and computer program product for multi-thread operation involving first memory of a first memory class and second memory of a second memory class
JP6054017B2 (en) * 2011-07-13 2016-12-27 ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. Semiconductor memory device
US9417754B2 (en) 2011-08-05 2016-08-16 P4tents1, LLC User interface system, method, and computer program product
JP2013058277A (en) * 2011-09-07 2013-03-28 Renesas Electronics Corp Semiconductor device
CN104025194A (en) * 2011-11-25 2014-09-03 考文森智财管理公司 Memory system and method using stacked memory device dice
US8599595B1 (en) * 2011-12-13 2013-12-03 Michael C. Stephens, Jr. Memory devices with serially connected signals for stacked arrangements
US9472284B2 (en) * 2012-11-19 2016-10-18 Silicon Storage Technology, Inc. Three-dimensional flash memory system
US9417685B2 (en) * 2013-01-07 2016-08-16 Micron Technology, Inc. Power management
US9679615B2 (en) 2013-03-15 2017-06-13 Micron Technology, Inc. Flexible memory system with a controller and a stack of memory
KR102273094B1 (en) * 2013-05-16 2021-07-05 어드밴스드 마이크로 디바이시즈, 인코포레이티드 Memory system with region-specific memory access scheduling
US9524013B2 (en) * 2014-04-16 2016-12-20 International Business Machines Corporation System interconnect dynamic scaling by lane width and operating frequency balancing
KR102192546B1 (en) 2014-04-22 2020-12-18 에스케이하이닉스 주식회사 Semiconductor memory device
US9652415B2 (en) * 2014-07-09 2017-05-16 Sandisk Technologies Llc Atomic non-volatile memory data transfer
US9904621B2 (en) 2014-07-15 2018-02-27 Sandisk Technologies Llc Methods and systems for flash buffer sizing
US9645744B2 (en) 2014-07-22 2017-05-09 Sandisk Technologies Llc Suspending and resuming non-volatile memory operations
US9558139B2 (en) 2014-08-18 2017-01-31 International Business Machines Corporation System interconnect dynamic scaling handshake using spare bit-lane
US9436397B2 (en) 2014-09-23 2016-09-06 Sandisk Technologies Llc. Validating the status of memory operations
US9330749B1 (en) * 2014-10-21 2016-05-03 Xilinx, Inc. Dynamic selection of output delay in a memory control device
US9558125B2 (en) 2014-10-27 2017-01-31 Sandisk Technologies Llc Processing of un-map commands to enhance performance and endurance of a storage device
US9952978B2 (en) 2014-10-27 2018-04-24 Sandisk Technologies, Llc Method for improving mixed random performance in low queue depth workloads
US9753649B2 (en) 2014-10-27 2017-09-05 Sandisk Technologies Llc Tracking intermix of writes and un-map commands across power cycles
US9824007B2 (en) 2014-11-21 2017-11-21 Sandisk Technologies Llc Data integrity enhancement to protect against returning old versions of data
US9817752B2 (en) 2014-11-21 2017-11-14 Sandisk Technologies Llc Data integrity enhancement to protect against returning old versions of data
US9842633B2 (en) * 2014-12-11 2017-12-12 Micron Technology, Inc. Tracking and correction of timing signals
US9652430B2 (en) * 2015-02-10 2017-05-16 Nxp Usa, Inc. Configurable serial and pulse width modulation interface
US9647697B2 (en) 2015-03-16 2017-05-09 Sandisk Technologies Llc Method and system for determining soft information offsets
KR102373543B1 (en) * 2015-04-08 2022-03-11 삼성전자주식회사 Method and device for controlling operation using temperature deviation in multi-chip package
US9772796B2 (en) 2015-04-09 2017-09-26 Sandisk Technologies Llc Multi-package segmented data transfer protocol for sending sub-request to multiple memory portions of solid-state drive using a single relative memory address
US9753653B2 (en) 2015-04-14 2017-09-05 Sandisk Technologies Llc High-priority NAND operations management
US9864545B2 (en) 2015-04-14 2018-01-09 Sandisk Technologies Llc Open erase block read automation
US10372529B2 (en) 2015-04-20 2019-08-06 Sandisk Technologies Llc Iterative soft information correction and decoding
US9778878B2 (en) 2015-04-22 2017-10-03 Sandisk Technologies Llc Method and system for limiting write command execution
US9685219B2 (en) 2015-05-13 2017-06-20 Samsung Electronics Co., Ltd. Semiconductor memory device for deconcentrating refresh commands and system including the same
US9870149B2 (en) 2015-07-08 2018-01-16 Sandisk Technologies Llc Scheduling operations in non-volatile memory devices using preference values
JP6533576B2 (en) * 2015-07-13 2019-06-19 富士フイルム株式会社 Processing method of pattern structure, manufacturing method of electronic device, and treatment liquid for collapse prevention of pattern structure
US9715939B2 (en) 2015-08-10 2017-07-25 Sandisk Technologies Llc Low read data storage management
US10228990B2 (en) 2015-11-12 2019-03-12 Sandisk Technologies Llc Variable-term error metrics adjustment
US10126970B2 (en) 2015-12-11 2018-11-13 Sandisk Technologies Llc Paired metablocks in non-volatile storage device
US9837146B2 (en) 2016-01-08 2017-12-05 Sandisk Technologies Llc Memory system temperature management
US10732856B2 (en) 2016-03-03 2020-08-04 Sandisk Technologies Llc Erase health metric to rank memory portions
US10481830B2 (en) 2016-07-25 2019-11-19 Sandisk Technologies Llc Selectively throttling host reads for read disturbs in non-volatile memory system
US10067689B1 (en) * 2016-08-29 2018-09-04 Cadence Design Systems, Inc. Method and apparatus for high bandwidth memory read and write data path training
US10381327B2 (en) 2016-10-06 2019-08-13 Sandisk Technologies Llc Non-volatile memory system with wide I/O memory die
US10042702B2 (en) * 2016-11-07 2018-08-07 SK Hynix Inc. Memory device transferring data between master and slave device and semiconductor package including the same
KR20180089239A (en) * 2017-01-31 2018-08-08 에스케이하이닉스 주식회사 Integrated circuit
JP6784626B2 (en) * 2017-03-24 2020-11-11 キヤノン株式会社 Recording device, control method, and program
US10825545B2 (en) * 2017-04-05 2020-11-03 Micron Technology, Inc. Memory device loopback systems and methods
US10365325B2 (en) * 2017-08-22 2019-07-30 Micron Technology, Inc. Semiconductor memory device
US10908820B2 (en) 2017-09-14 2021-02-02 Samsung Electronics Co., Ltd. Host-based and client-based command scheduling in large bandwidth memory systems
US11403241B2 (en) 2017-10-02 2022-08-02 Micron Technology, Inc. Communicating data with stacked memory dies
US10446198B2 (en) 2017-10-02 2019-10-15 Micron Technology, Inc. Multiple concurrent modulation schemes in a memory system
US10725913B2 (en) * 2017-10-02 2020-07-28 Micron Technology, Inc. Variable modulation scheme for memory device access or operation
JP6395919B1 (en) * 2017-12-13 2018-09-26 ウィンボンド エレクトロニクス コーポレーション Semiconductor memory device
US11004475B2 (en) 2018-03-28 2021-05-11 Micron Technology, Inc. Methods and apparatuses for aligning read data in a stacked semiconductor device
KR102639154B1 (en) * 2018-04-16 2024-02-22 에스케이하이닉스 주식회사 Memory device and operation method of the same
US10388362B1 (en) * 2018-05-08 2019-08-20 Micron Technology, Inc. Half-width, double pumped data path
US10782345B2 (en) * 2018-06-28 2020-09-22 Micron Technology, Inc. Debugging a semiconductor device
US10659215B1 (en) * 2018-09-19 2020-05-19 Xilinx, Inc. Training and tracking of DDR memory interface strobe timing
TWI682404B (en) * 2018-10-12 2020-01-11 新唐科技股份有限公司 Timing calibration system and method thereof
US11079946B2 (en) * 2018-10-26 2021-08-03 Micron Technology, Inc. Write training in memory devices
US11194726B2 (en) * 2019-02-25 2021-12-07 Micron Technology, Inc. Stacked memory dice for combined access operations
WO2020237410A1 (en) 2019-05-24 2020-12-03 Intel Corporation Training for chip select signal read operations by memory devices
US10991413B2 (en) * 2019-07-03 2021-04-27 Micron Technology, Inc. Memory with programmable die refresh stagger
US11237734B2 (en) * 2019-08-19 2022-02-01 Micron Technology, Inc. High throughput DRAM with distributed column access
US11442525B2 (en) * 2019-08-23 2022-09-13 Micron Technology, Inc. Power management
KR102331023B1 (en) 2020-03-06 2021-11-26 주식회사 더가든오브내추럴솔루션 Extract of L. japonica juss leaves and chemical compounds therefrom and cosmetic composition consisting of the same for anti-oxidation and anti-anti-inflammation
US11789893B2 (en) * 2020-08-05 2023-10-17 Etron Technology, Inc. Memory system, memory controller and memory chip

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020004893A1 (en) 2000-01-25 2002-01-10 Nai-Shung Chang Feedback system for accomodating different memory module loading
US20020133666A1 (en) 2001-03-13 2002-09-19 Janzen Jeffery W. System latency levelization for read data
US20060126369A1 (en) 2004-12-10 2006-06-15 Siva Raghuram Stacked DRAM memory chip for a dual inline memory module (DIMM)
US7107424B1 (en) 2004-03-25 2006-09-12 Emc Corporation Memory read strobe pulse optimization training system
US20060273455A1 (en) 2005-06-01 2006-12-07 Intel Corporation Electronic packaging including die with through silicon via

Family Cites Families (135)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5263032A (en) 1991-06-27 1993-11-16 Digital Equipment Corporation Computer system operation with corrected read data function
US5179303A (en) 1991-10-24 1993-01-12 Northern Telecom Limited Signal delay apparatus employing a phase locked loop
JPH05265872A (en) 1992-03-17 1993-10-15 Fujitsu Ltd Access control circuit
US5748914A (en) * 1995-10-19 1998-05-05 Rambus, Inc. Protocol for communication with dynamic memory
JP3691170B2 (en) 1996-08-30 2005-08-31 株式会社ルネサステクノロジ Test circuit
US5774475A (en) 1996-12-05 1998-06-30 National Semiconductor Corporation Testing scheme that re-uses original stimulus for testing circuitry embedded within a larger circuit
US6551857B2 (en) 1997-04-04 2003-04-22 Elm Technology Corporation Three dimensional structure integrated circuits
US6247138B1 (en) 1997-06-12 2001-06-12 Fujitsu Limited Timing signal generating circuit, semiconductor integrated circuit device and semiconductor integrated circuit system to which the timing signal generating circuit is applied, and signal transmission system
US6191999B1 (en) * 1997-06-20 2001-02-20 Fujitsu Limited Semiconductor memory device with reduced power consumption
US6020760A (en) 1997-07-16 2000-02-01 Altera Corporation I/O buffer circuit with pin multiplexing
JP3270367B2 (en) 1997-09-29 2002-04-02 エヌイーシーフィールディング株式会社 Semiconductor storage device
JPH11213666A (en) * 1998-01-30 1999-08-06 Mitsubishi Electric Corp Output circuit and synchronous semiconductor memory device
US5982684A (en) 1998-05-28 1999-11-09 Intel Corporation Parallel access testing of a memory array
TW440767B (en) 1998-06-02 2001-06-16 Fujitsu Ltd Method of and apparatus for correctly transmitting signals at high speed without waveform distortion
US6181616B1 (en) 1998-09-03 2001-01-30 Micron Technology, Inc. Circuits and systems for realigning data output by semiconductor testers to packet-based devices under test
US6177807B1 (en) * 1999-05-28 2001-01-23 International Business Machines Corporation High frequency valid data strobe
US6401213B1 (en) 1999-07-09 2002-06-04 Micron Technology, Inc. Timing circuit for high speed memory
JP4216415B2 (en) 1999-08-31 2009-01-28 株式会社ルネサステクノロジ Semiconductor device
JP4342654B2 (en) 1999-10-12 2009-10-14 富士通マイクロエレクトロニクス株式会社 Delay circuit and semiconductor integrated circuit
JP2001236797A (en) 1999-12-17 2001-08-31 Fujitsu Ltd Self-test circuit and memory device incorporating it
TW498202B (en) * 2000-01-04 2002-08-11 Via Tech Inc Feedback structure adaptable to different memory module load
JP2001195899A (en) 2000-01-06 2001-07-19 Mitsubishi Electric Corp Semiconductor memory
TW587252B (en) 2000-01-18 2004-05-11 Hitachi Ltd Semiconductor memory device and data processing device
DE10002130A1 (en) 2000-01-19 2001-08-02 Infineon Technologies Ag Method and device for alternately operating a read-write memory in the one-memory operating mode and in the entangled multi-memory operating mode
US6329859B1 (en) 2000-03-23 2001-12-11 Bitblitz Communications, Inc. N-way circular phase interpolator for generating a signal having arbitrary phase
US7168005B2 (en) 2000-09-14 2007-01-23 Cadence Design Systems, Inc. Programable multi-port memory BIST with compact microcode
US20030120858A1 (en) 2000-09-15 2003-06-26 Matrix Semiconductor, Inc. Memory devices and methods for use therewith
US6574626B1 (en) 2000-09-29 2003-06-03 Agilent Technologies, Inc. Method and apparatus for administration of extended memory
JP4056213B2 (en) 2000-11-06 2008-03-05 日本電気株式会社 Phase difference signal generation circuit, and multiphase clock generation circuit and integrated circuit using the same
US20020159450A1 (en) 2000-11-22 2002-10-31 Yeshik Shin Method and system for asymmetric packet ordering between communications devices
US6418068B1 (en) 2001-01-19 2002-07-09 Hewlett-Packard Co. Self-healing memory
US20020100231A1 (en) 2001-01-26 2002-08-01 Miller Robert J. Textured laminate flooring
US6714476B2 (en) 2001-02-15 2004-03-30 Ibm Corporation Memory array with dual wordline operation
TW483258B (en) 2001-02-22 2002-04-11 Realtek Semiconductor Corp Phase interpolating circuit and the apparatus composed of phase interpolating circuits for generating phase interpolating signal
US6417695B1 (en) 2001-03-15 2002-07-09 Micron Technology, Inc. Antifuse reroute of dies
JP2003014819A (en) 2001-07-03 2003-01-15 Matsushita Electric Ind Co Ltd Semiconductor wiring board, semiconductor device, test method therefor and mounting method therefor
JP4437519B2 (en) 2001-08-23 2010-03-24 スパンション エルエルシー Memory controller for multilevel cell memory
US6938133B2 (en) 2001-09-28 2005-08-30 Hewlett-Packard Development Company, L.P. Memory latency and bandwidth optimizations
US6889334B1 (en) 2001-10-02 2005-05-03 Advanced Micro Devices, Inc. Multimode system for calibrating a data strobe delay for a memory read operation
DE10163653A1 (en) 2001-12-21 2003-07-03 Bosch Gmbh Robert Device for radar system e.g. for speed control in vehicle, uses demodulated reception signals specifically as input signals for device
US7197101B2 (en) 2002-01-02 2007-03-27 Intel Corporation Phase interpolator based clock recovering
US7203259B2 (en) 2002-01-02 2007-04-10 Intel Corporation Phase interpolator
US6650157B2 (en) 2002-01-11 2003-11-18 Sun Microsystems, Inc. Using a push/pull buffer to improve delay locked loop performance
JP4004811B2 (en) 2002-02-06 2007-11-07 株式会社東芝 Nonvolatile semiconductor memory device
JP2003303139A (en) 2002-04-09 2003-10-24 Nec Corp Redundancy memory module and memory controller
US7171596B2 (en) 2002-09-11 2007-01-30 Infineon Technologies Ag Circuit and method for testing embedded DRAM circuits through direct access mode
US7035150B2 (en) 2002-10-31 2006-04-25 Infineon Technologies Ag Memory device with column select being variably delayed
US20040098545A1 (en) 2002-11-15 2004-05-20 Pline Steven L. Transferring data in selectable transfer modes
JP4274811B2 (en) 2003-02-17 2009-06-10 株式会社ルネサステクノロジ Synchronous semiconductor memory device
JP4291596B2 (en) 2003-02-26 2009-07-08 株式会社ルネサステクノロジ Semiconductor integrated circuit testing apparatus and semiconductor integrated circuit manufacturing method using the same
JP4419049B2 (en) 2003-04-21 2010-02-24 エルピーダメモリ株式会社 Memory module and memory system
JP4627411B2 (en) 2003-05-20 2011-02-09 ルネサスエレクトロニクス株式会社 Memory device and memory error correction method
US7184916B2 (en) 2003-05-20 2007-02-27 Cray Inc. Apparatus and method for testing memory cards
US7447950B2 (en) 2003-05-20 2008-11-04 Nec Electronics Corporation Memory device and memory error correction method
US7061273B2 (en) 2003-06-06 2006-06-13 Rambus Inc. Method and apparatus for multi-mode driver
TWI252494B (en) 2003-06-11 2006-04-01 Samsung Electronics Co Ltd Memory system with reduced pin count
JP2005025827A (en) 2003-06-30 2005-01-27 Toshiba Corp Semiconductor integrated circuit device and its error detecting and correcting method
JP2005033958A (en) 2003-07-10 2005-02-03 Fuji Electric Fa Components & Systems Co Ltd Speed control device of dc motor
US7323917B2 (en) 2003-09-15 2008-01-29 Texas Instruments Incorporated Method and apparatus for synthesizing a clock signal having a frequency near the frequency of a source clock signal
US20050071707A1 (en) * 2003-09-30 2005-03-31 Hampel Craig E. Integrated circuit with bi-modal data strobe
WO2005043384A1 (en) 2003-10-24 2005-05-12 Microchip Technology Incorporated Method and system for fast access to stack memory
US7009872B2 (en) 2003-12-22 2006-03-07 Hewlett-Packard Development Company, L.P. MRAM storage device
JP2005191083A (en) 2003-12-24 2005-07-14 Fujitsu Ltd Semiconductor integrated circuit and method for evaluating wiring thereof
US7243489B2 (en) 2004-01-13 2007-07-17 Arvin Technologies, Inc. Method and apparatus for monitoring engine performance as a function of soot accumulation in a filter
KR20050079563A (en) 2004-02-06 2005-08-10 삼성전자주식회사 Bus system for reducing response delay time
JP4451189B2 (en) 2004-04-05 2010-04-14 株式会社アドバンテスト Test apparatus, phase adjustment method, and memory controller
JP2005353168A (en) 2004-06-10 2005-12-22 Canon Inc Memory interface circuit and memory interface method
GB0413071D0 (en) 2004-06-12 2004-07-14 Texas Instruments Ltd Triangulating phase interpolator
US20050289435A1 (en) 2004-06-29 2005-12-29 Mulla Dean A Fast approximate DINV calculation in parallel with coupled ECC generation or correction
KR100630343B1 (en) 2004-07-14 2006-09-29 삼성전자주식회사 Clock data recovery circuit with analog phase interpolator and clock data recovering method using the same
US7330370B2 (en) 2004-07-20 2008-02-12 Unity Semiconductor Corporation Enhanced functionality in a two-terminal memory array
US7389375B2 (en) * 2004-07-30 2008-06-17 International Business Machines Corporation System, method and storage medium for a multi-mode memory buffer device
US7539800B2 (en) 2004-07-30 2009-05-26 International Business Machines Corporation System, method and storage medium for providing segment level sparing
DE602004014371D1 (en) 2004-09-10 2008-07-24 St Microelectronics Srl Memory with built-in error correction code facility
JP4444770B2 (en) 2004-09-14 2010-03-31 シャープ株式会社 Memory device
US7135905B2 (en) 2004-10-12 2006-11-14 Broadcom Corporation High speed clock and data recovery system
US7464241B2 (en) 2004-11-22 2008-12-09 Intel Corporation Memory transaction burst operation and memory components supporting temporally multiplexed error correction coding
JP2008054696A (en) 2004-12-13 2008-03-13 Data Art:Kk Operational liquid crystal button of video slot machine
EP1708021A1 (en) 2005-03-30 2006-10-04 Konica Minolta Medical & Graphic, Inc. Thermal processing method of silver salt photothermographic dry imaging material
JP2006277872A (en) 2005-03-30 2006-10-12 Elpida Memory Inc Semiconductor memory device and its test method
JP4309368B2 (en) 2005-03-30 2009-08-05 エルピーダメモリ株式会社 Semiconductor memory device
US7205811B2 (en) 2005-03-31 2007-04-17 Agere Systems Inc. Methods and apparatus for maintaining desired slope of clock edges in a phase interpolator using an adjustable bias
US7296195B2 (en) * 2005-05-02 2007-11-13 Credence Systems Corporation Bit synchronization for high-speed serial device testing
TWI289851B (en) 2005-05-04 2007-11-11 Univ Tsinghua Semiconductor memory and method of correcting errors for the same
DE112006004263B4 (en) 2005-09-02 2015-05-13 Google, Inc. memory chip
US7631245B2 (en) 2005-09-26 2009-12-08 Sandisk Il Ltd. NAND flash memory controller exporting a NAND interface
US7562271B2 (en) 2005-09-26 2009-07-14 Rambus Inc. Memory system topologies including a buffer device and an integrated circuit memory device
US7464225B2 (en) 2005-09-26 2008-12-09 Rambus Inc. Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology
JP4790386B2 (en) 2005-11-18 2011-10-12 エルピーダメモリ株式会社 Stacked memory
US7802169B2 (en) 2005-12-12 2010-09-21 Mediatek Inc. Error correction devices and correction methods
US20070153951A1 (en) 2005-12-29 2007-07-05 Lim Chee H Phase interpolation for phase-locked loops
WO2007095080A2 (en) * 2006-02-09 2007-08-23 Metaram, Inc. Memory circuit system and method
JP4828251B2 (en) 2006-02-22 2011-11-30 エルピーダメモリ株式会社 Stacked semiconductor memory device and control method thereof
US8185711B2 (en) * 2006-05-16 2012-05-22 Samsung Electronics Co., Ltd. Memory module, a memory system including a memory controller and a memory module and methods thereof
JP4267002B2 (en) * 2006-06-08 2009-05-27 エルピーダメモリ株式会社 System with controller and memory
EP2487794A3 (en) 2006-08-22 2013-02-13 Mosaid Technologies Incorporated Modular command structure for memory and memory system
JP4245180B2 (en) 2006-10-30 2009-03-25 エルピーダメモリ株式会社 Stacked memory
US7694031B2 (en) 2006-10-31 2010-04-06 Globalfoundries Inc. Memory controller including a dual-mode memory interconnect
JP2008140220A (en) 2006-12-04 2008-06-19 Nec Corp Semiconductor device
JP5616636B2 (en) 2006-12-14 2014-10-29 ラムバス・インコーポレーテッド Multi-die memory device
US8110899B2 (en) 2006-12-20 2012-02-07 Intel Corporation Method for incorporating existing silicon die into 3D integrated stack
US8737451B2 (en) 2007-03-09 2014-05-27 Qualcomm Incorporated MMSE MUD in 1x mobiles
US7984355B2 (en) 2007-04-09 2011-07-19 Qimonda Ag Memory module with ranks of memory chips
WO2008131058A2 (en) 2007-04-17 2008-10-30 Rambus Inc. Hybrid volatile and non-volatile memory device
US20080270842A1 (en) 2007-04-26 2008-10-30 Jenchang Ho Computer operating system handling of severe hardware errors
EP2166719A4 (en) 2007-06-08 2014-04-16 Nec Corp Modulation device and pulse wave generation device
US7921264B2 (en) 2007-06-27 2011-04-05 International Business Machines Corporation Dual-mode memory chip for high capacity memory subsystem
US20090016130A1 (en) 2007-07-12 2009-01-15 Manfred Menke Memory device and method of testing a memory device
US7688652B2 (en) 2007-07-18 2010-03-30 Mosaid Technologies Incorporated Storage of data in memory via packet strobing
US8356138B1 (en) 2007-08-20 2013-01-15 Xilinx, Inc. Methods for implementing programmable memory controller for distributed DRAM system-in-package (SiP)
US20090091968A1 (en) 2007-10-08 2009-04-09 Stefan Dietrich Integrated circuit including a memory having a data inversion circuit
WO2009055103A2 (en) 2007-10-22 2009-04-30 Rambus, Inc. Low-power source-synchronous signaling
KR101396366B1 (en) 2007-10-22 2014-05-20 삼성전자주식회사 Linear digital phase interpolator and semi-digital delay locked loop including the same
US8175207B2 (en) 2007-12-12 2012-05-08 Applied Micro Circuits Corporation ISI pattern-weighted early-late phase detector with jitter correction
US20090196093A1 (en) 2008-01-31 2009-08-06 Qimonda Ag Stacked die memory
US7924637B2 (en) 2008-03-31 2011-04-12 Advanced Micro Devices, Inc. Method for training dynamic random access memory (DRAM) controller timing delays
US9252758B2 (en) 2008-04-08 2016-02-02 Realtek Semiconductor Corporation Multi-phase phase interpolator
US8521979B2 (en) 2008-05-29 2013-08-27 Micron Technology, Inc. Memory systems and methods for controlling the timing of receiving read data
US7979757B2 (en) 2008-06-03 2011-07-12 Micron Technology, Inc. Method and apparatus for testing high capacity/high bandwidth memory devices
US7710144B2 (en) * 2008-07-01 2010-05-04 International Business Machines Corporation Controlling for variable impedance and voltage in a memory system
US8289760B2 (en) 2008-07-02 2012-10-16 Micron Technology, Inc. Multi-mode memory device and method having stacked memory dice, a logic die and a command processing circuit and operating in direct and indirect modes
US7855931B2 (en) 2008-07-21 2010-12-21 Micron Technology, Inc. Memory system and method using stacked memory device dice, and system using the memory system
US8756486B2 (en) 2008-07-02 2014-06-17 Micron Technology, Inc. Method and apparatus for repairing high capacity/high bandwidth memory devices
US8103928B2 (en) 2008-08-04 2012-01-24 Micron Technology, Inc. Multiple device apparatus, systems, and methods
US8127204B2 (en) 2008-08-15 2012-02-28 Micron Technology, Inc. Memory system and method using a memory device die stacked with a logic die using data encoding, and system using the memory system
US7872936B2 (en) 2008-09-17 2011-01-18 Qimonda Ag System and method for packaged memory
KR20100037427A (en) 2008-10-01 2010-04-09 삼성전자주식회사 Ac coupling phase interpolator and dll using it
KR20100072704A (en) 2008-12-22 2010-07-01 삼성전자주식회사 Delay locked loop circuit controlled by column address strobe write latency
TWI420818B (en) 2009-03-10 2013-12-21 Realtek Semiconductor Corp Method and apparatus for preventing phase interpolation circuit from glitch during clock switching
US8063683B2 (en) 2009-06-08 2011-11-22 Integrated Device Technology, Inc. Low power clock and data recovery phase interpolator
US8258837B2 (en) 2009-12-17 2012-09-04 Intel Corporation Controlled clock phase generation
KR101079209B1 (en) 2010-04-28 2011-11-03 주식회사 하이닉스반도체 Data input/output apparatus and method of semiconductor system
JPWO2012060097A1 (en) 2010-11-02 2014-05-12 日本電気株式会社 Memory module and memory system
US8400808B2 (en) 2010-12-16 2013-03-19 Micron Technology, Inc. Phase interpolators and push-pull buffers
US9171597B2 (en) 2013-08-30 2015-10-27 Micron Technology, Inc. Apparatuses and methods for providing strobe signals to memories

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020004893A1 (en) 2000-01-25 2002-01-10 Nai-Shung Chang Feedback system for accomodating different memory module loading
US20020133666A1 (en) 2001-03-13 2002-09-19 Janzen Jeffery W. System latency levelization for read data
US7107424B1 (en) 2004-03-25 2006-09-12 Emc Corporation Memory read strobe pulse optimization training system
US20060126369A1 (en) 2004-12-10 2006-06-15 Siva Raghuram Stacked DRAM memory chip for a dual inline memory module (DIMM)
US20060273455A1 (en) 2005-06-01 2006-12-07 Intel Corporation Electronic packaging including die with through silicon via

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP2319044A4

Cited By (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8751754B2 (en) 2008-05-29 2014-06-10 Micron Technology, Inc. Memory systems and methods for controlling the timing of receiving read data
US9411538B2 (en) 2008-05-29 2016-08-09 Micron Technology, Inc. Memory systems and methods for controlling the timing of receiving read data
US8521979B2 (en) 2008-05-29 2013-08-27 Micron Technology, Inc. Memory systems and methods for controlling the timing of receiving read data
US8799726B2 (en) 2008-06-03 2014-08-05 Micron Technology, Inc. Method and apparatus for testing high capacity/high bandwidth memory devices
US9146811B2 (en) 2008-07-02 2015-09-29 Micron Technology, Inc. Method and apparatus for repairing high capacity/high bandwidth memory devices
US10892003B2 (en) 2008-07-02 2021-01-12 Micron Technology, Inc. Multi-mode memory device and method having stacked memory dice, a logic die and a command processing circuit and operating in direct and indirect modes
US9659630B2 (en) 2008-07-02 2017-05-23 Micron Technology, Inc. Multi-mode memory device and method having stacked memory dice, a logic die and a command processing circuit and operating in direct and indirect modes
US10109343B2 (en) 2008-07-02 2018-10-23 Micron Technology, Inc. Multi-mode memory device and method having stacked memory dice, a logic die and a command processing circuit and operating in direct and indirect modes
US8756486B2 (en) 2008-07-02 2014-06-17 Micron Technology, Inc. Method and apparatus for repairing high capacity/high bandwidth memory devices
US9275698B2 (en) 2008-07-21 2016-03-01 Micron Technology, Inc. Memory system and method using stacked memory device dice, and system using the memory system
US8533416B2 (en) 2008-07-21 2013-09-10 Micron Technology, Inc. Memory system and method using stacked memory device dice, and system using the memory system
US8793460B2 (en) 2008-07-21 2014-07-29 Micron Technology, Inc. Memory system and method using stacked memory device dice, and system using the memory system
US9087571B2 (en) 2009-10-09 2015-07-21 Ps4 Luxco S.A.R.L. Semiconductor memory device, method of adjusting the same and information processing system including the same
JP2011081731A (en) * 2009-10-09 2011-04-21 Elpida Memory Inc Semiconductor device, adjusting method for the same, and data processing system
US8861246B2 (en) 2010-12-16 2014-10-14 Micron Technology, Inc. Phase interpolators and push-pull buffers
US8400808B2 (en) 2010-12-16 2013-03-19 Micron Technology, Inc. Phase interpolators and push-pull buffers
US9602080B2 (en) 2010-12-16 2017-03-21 Micron Technology, Inc. Phase interpolators and push-pull buffers
US9899994B2 (en) 2010-12-16 2018-02-20 Micron Technology, Inc. Phase interpolators and push-pull buffers
US9171597B2 (en) 2013-08-30 2015-10-27 Micron Technology, Inc. Apparatuses and methods for providing strobe signals to memories
US9437263B2 (en) 2013-08-30 2016-09-06 Micron Technology, Inc. Apparatuses and methods for providing strobe signals to memories

Also Published As

Publication number Publication date
JP5413690B2 (en) 2014-02-12
US20110075497A1 (en) 2011-03-31
CN102099861A (en) 2011-06-15
US8533416B2 (en) 2013-09-10
EP2319044B1 (en) 2014-04-16
TW201009835A (en) 2010-03-01
US8010866B2 (en) 2011-08-30
KR101288179B1 (en) 2013-07-19
EP2319044A2 (en) 2011-05-11
JP2011528837A (en) 2011-11-24
US20110296227A1 (en) 2011-12-01
US8793460B2 (en) 2014-07-29
US20140337570A1 (en) 2014-11-13
KR101364348B1 (en) 2014-02-18
WO2010011503A3 (en) 2010-04-15
US20130346722A1 (en) 2013-12-26
US7855931B2 (en) 2010-12-21
KR20130050388A (en) 2013-05-15
US9275698B2 (en) 2016-03-01
TWI426512B (en) 2014-02-11
CN102099861B (en) 2016-06-01
US20100014364A1 (en) 2010-01-21
EP2319044A4 (en) 2011-08-31
KR20110033234A (en) 2011-03-30

Similar Documents

Publication Publication Date Title
EP2319044B1 (en) Memory system and method using stacked memory device dice, and system using the memory system
US8760901B2 (en) Semiconductor device having a control chip stacked with a controlled chip
US10360959B2 (en) Adjusting instruction delays to the latch path in DDR5 DRAM
US8321779B2 (en) Semiconductor device and method for operating the same
US20050259504A1 (en) DRAM interface circuits having enhanced skew, slew rate and impedance control
US8458507B2 (en) Bus frequency adjustment circuitry for use in a dynamic random access memory device
US10943625B2 (en) Memory device with write data bus control
US20130111122A1 (en) Method and apparatus for network table lookups
US9620196B2 (en) Reception circuit, method for adjusting timing in reception circuit, and semiconductor device
US10956349B2 (en) Support for multiple widths of DRAM in double data rate controllers or data buffers
US20180275714A1 (en) Inductive coupling for data communication in a double data rate memory system
WO2011130007A1 (en) Levelization of memory interface for communicating with multiple memory devices
US20240007092A1 (en) Systems and techniques for jitter reduction
US20220358061A1 (en) Unmatched architecture compensation via digital component delay

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200980128341.4

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09800787

Country of ref document: EP

Kind code of ref document: A2

ENP Entry into the national phase

Ref document number: 2011520079

Country of ref document: JP

Kind code of ref document: A

ENP Entry into the national phase

Ref document number: 20117001535

Country of ref document: KR

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2009800787

Country of ref document: EP