WO2010027579A3 - Approximate functional matching in electronic systems - Google Patents

Approximate functional matching in electronic systems Download PDF

Info

Publication number
WO2010027579A3
WO2010027579A3 PCT/US2009/051770 US2009051770W WO2010027579A3 WO 2010027579 A3 WO2010027579 A3 WO 2010027579A3 US 2009051770 W US2009051770 W US 2009051770W WO 2010027579 A3 WO2010027579 A3 WO 2010027579A3
Authority
WO
WIPO (PCT)
Prior art keywords
functional matching
electronic systems
approximate functional
matching
subsets
Prior art date
Application number
PCT/US2009/051770
Other languages
French (fr)
Other versions
WO2010027579A2 (en
Inventor
Igor L. Markov
Kenneth S. Mcelvain
Original Assignee
Synopsys, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Synopsys, Inc. filed Critical Synopsys, Inc.
Publication of WO2010027579A2 publication Critical patent/WO2010027579A2/en
Publication of WO2010027579A3 publication Critical patent/WO2010027579A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/60—Software deployment
    • G06F8/65—Updates
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00—Programme-control systems
    • G05B19/02—Programme-control systems electric
    • G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
    • G05B19/05—Programmable logic controllers, e.g. simulating logic interconnections of signals according to ladder diagrams or function charts
    • G05B19/054—Input/output
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/327—Logic synthesis; Behaviour synthesis, e.g. mapping logic, HDL to netlist, high-level language to RTL or netlist

Abstract

Methods and apparatuses for approximate functional matching are described including identifying functionally similar subsets of an integrated circuit design or software program, distinguishing control inputs of the subsets from data inputs, and assigning combinations of logic values to the input control signals to capture co-factors for functional matching.
PCT/US2009/051770 2008-09-04 2009-07-24 Approximate functional matching in electronic systems WO2010027579A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/204,777 2008-09-04
US12/204,777 US8453084B2 (en) 2008-09-04 2008-09-04 Approximate functional matching in electronic systems

Publications (2)

Publication Number Publication Date
WO2010027579A2 WO2010027579A2 (en) 2010-03-11
WO2010027579A3 true WO2010027579A3 (en) 2010-05-14

Family

ID=41727199

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2009/051770 WO2010027579A2 (en) 2008-09-04 2009-07-24 Approximate functional matching in electronic systems

Country Status (3)

Country Link
US (3) US8453084B2 (en)
TW (1) TWI484362B (en)
WO (1) WO2010027579A2 (en)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8453084B2 (en) 2008-09-04 2013-05-28 Synopsys, Inc. Approximate functional matching in electronic systems
US8141024B2 (en) 2008-09-04 2012-03-20 Synopsys, Inc. Temporally-assisted resource sharing in electronic systems
US10713069B2 (en) 2008-09-04 2020-07-14 Synopsys, Inc. Software and hardware emulation system
US8635579B1 (en) 2012-12-31 2014-01-21 Synopsys, Inc. Local clock skew optimization
WO2014145965A1 (en) * 2013-03-15 2014-09-18 Locus Analytics, Llc Domain-specific syntax tagging in a functional information system
US9811503B1 (en) 2015-01-28 2017-11-07 Altera Corporation Methods for implementing arithmetic functions with user-defined input and output formats
WO2017019883A1 (en) * 2015-07-30 2017-02-02 Algebraix Data Corp. Locality-sensitive hashing for algebraic expressions
US9875330B2 (en) 2015-12-04 2018-01-23 Xilinx, Inc. Folding duplicate instances of modules in a circuit design
CN108920183B (en) * 2018-05-31 2022-11-18 创新先进技术有限公司 Service decision method, device and equipment
CN110647666B (en) * 2019-09-03 2023-12-19 平安科技（深圳）有限公司 Intelligent matching method and device for templates and formulas and computer readable storage medium
US11055463B1 (en) * 2020-04-01 2021-07-06 Taiwan Semiconductor Manufacturing Company, Ltd. Systems and methods for gate array with partial common inputs

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5606564A (en) * 1995-05-19 1997-02-25 Cirrus Logic Inc. Test logic circuit and method for verifying internal logic of an integrated circuit
US20020109682A1 (en) * 2001-02-09 2002-08-15 Intrinsic Graphics, Inc. Method, system and computer program product for efficiently utilizing limited resources in a graphics device
US6957412B1 (en) * 2002-11-15 2005-10-18 Altera Corporation Techniques for identifying functional blocks in a design that match a template and combining the functional blocks into fewer programmable circuit elements
US20080155508A1 (en) * 2006-12-13 2008-06-26 Infosys Technologies Ltd. Evaluating programmer efficiency in maintaining software systems

Family Cites Families (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4495619A (en) 1981-10-23 1985-01-22 At&T Bell Laboratories Transmitter and receivers using resource sharing and coding for increased capacity
JPH08221451A (en) 1995-02-17 1996-08-30 Matsushita Electric Ind Co Ltd Layout design method for data path circuit
US5651137A (en) 1995-04-12 1997-07-22 Intel Corporation Scalable cache attributes for an input/output bus
US5596576A (en) 1995-11-03 1997-01-21 At&T Systems and methods for sharing of resources
US5605564A (en) * 1996-02-14 1997-02-25 Howell Laboratories, Inc. Membrane gas dehydrator
US6020760A (en) 1997-07-16 2000-02-01 Altera Corporation I/O buffer circuit with pin multiplexing
US6401176B1 (en) 1997-11-14 2002-06-04 Agere Systems Guardian Corp. Multiple agent use of a multi-ported shared memory
US6148433A (en) 1998-11-06 2000-11-14 Intel Corporation Systematic approach for regularity extraction
US6594808B1 (en) 1998-11-06 2003-07-15 Intel Corporation Structural regularity extraction and floorplanning in datapath circuits using vectors
US6457159B1 (en) * 1998-12-29 2002-09-24 Cadence Design Systems, Inc. Functional timing analysis for characterization of virtual component blocks
JP3717144B2 (en) 1999-06-03 2005-11-16 シャープ株式会社 High level synthesis apparatus, high level synthesis method, and recording medium recording high level synthesis program
US6557159B1 (en) 2000-05-24 2003-04-29 International Business Machines Corporation Method for preserving regularity during logic synthesis
US6735712B1 (en) 2000-09-08 2004-05-11 Intel Corporation Dynamically configurable clocking scheme for demand based resource sharing with multiple clock crossing domains
US6560761B1 (en) 2001-03-29 2003-05-06 Lsi Logic Corporation Method of datapath cell placement for bitwise and non-bitwise integrated circuit designs
US6438730B1 (en) 2001-05-30 2002-08-20 Lsi Logic Corporation RTL code optimization for resource sharing structures
US6792589B2 (en) 2001-06-15 2004-09-14 Science & Technology Corporation @ Unm Digital design using selection operations
US20070005942A1 (en) 2002-01-14 2007-01-04 Gil Vinitzky Converting a processor into a compatible virtual multithreaded processor (VMP)
US6854097B2 (en) * 2002-01-31 2005-02-08 Cadence Design Systems, Inc. Method and apparatus for performing technology mapping
US6904578B2 (en) * 2002-11-13 2005-06-07 Fujitsu Limited System and method for verifying a plurality of states associated with a target circuit
WO2004049152A1 (en) 2002-11-26 2004-06-10 Mplicity Ltd. A processor capable of multi-threaded execution of a plurality of instruction-sets
TWI220476B (en) 2003-03-18 2004-08-21 Aten Int Co Ltd Resources sharing device
US7765506B2 (en) 2003-04-04 2010-07-27 Synopsys, Inc. Method and apparatus for automated synthesis of multi-channel circuits
US7093204B2 (en) 2003-04-04 2006-08-15 Synplicity, Inc. Method and apparatus for automated synthesis of multi-channel circuits
US7305586B2 (en) 2003-04-25 2007-12-04 International Business Machines Corporation Accessing and manipulating microprocessor state
US7523429B2 (en) * 2004-02-20 2009-04-21 Takumi Technology Corporation System for designing integrated circuits with enhanced manufacturability
US20050229142A1 (en) 2004-04-09 2005-10-13 Zenasis Technologies, Inc. System and method for automated accurate pre-layout estimation of standard cell characteristics
WO2006092792A2 (en) 2005-03-02 2006-09-08 Mplicity Ltd. Efficient machine state replication for multithreading
US7376919B1 (en) * 2005-05-04 2008-05-20 Synplicity, Inc. Methods and apparatuses for automated circuit optimization and verification
US7414426B2 (en) 2005-12-07 2008-08-19 Intel Corporation Time multiplexed dynamic on-die termination
US7500210B2 (en) 2006-11-15 2009-03-03 Mplicity Ltd. Chip area optimization for multithreaded designs
US20090044159A1 (en) 2007-08-08 2009-02-12 Mplicity Ltd. False path handling
US8453084B2 (en) 2008-09-04 2013-05-28 Synopsys, Inc. Approximate functional matching in electronic systems
US8141024B2 (en) 2008-09-04 2012-03-20 Synopsys, Inc. Temporally-assisted resource sharing in electronic systems

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5606564A (en) * 1995-05-19 1997-02-25 Cirrus Logic Inc. Test logic circuit and method for verifying internal logic of an integrated circuit
US20020109682A1 (en) * 2001-02-09 2002-08-15 Intrinsic Graphics, Inc. Method, system and computer program product for efficiently utilizing limited resources in a graphics device
US6957412B1 (en) * 2002-11-15 2005-10-18 Altera Corporation Techniques for identifying functional blocks in a design that match a template and combining the functional blocks into fewer programmable circuit elements
US20080155508A1 (en) * 2006-12-13 2008-06-26 Infosys Technologies Ltd. Evaluating programmer efficiency in maintaining software systems

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
CHARKRADHAR ET AL.: "Redundancy removal and test generation for circuits with non-Boolean primitives", 13TH IEEE VLSI TEST SYMPOSIUM, - 1995, pages 12 - 19 *
CHOI ET AL.: "Fast Logic Minimization Algorithm for Programmable-Logic-Array Design", JOURNAL OF THE KOREAN INSTITUTE OF ELECTRONICS ENGINEERS, vol. 22, no. 2, 1985, pages 25 - 30 *
CORAZAO ET AL.: "Performance Optimization Using Template Mapping for Datapath- Intensive High-Level Synthesis", IEEE TRAN. ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, vol. 15, no. 8, August 1996 (1996-08-01), pages 877 - 888 *
ZARETSKY ET AL.: "Dynamic template generation for resource sharing in control and data flow graphs", VLSI DESIGN, 2006. CONFERENCE ON EMBEDDED SYSTEMS AND DESIGN, - January 2006 (2006-01-01) *

Also Published As

Publication number Publication date
US8453084B2 (en) 2013-05-28
WO2010027579A2 (en) 2010-03-11
US9285796B2 (en) 2016-03-15
TW201011585A (en) 2010-03-16
US20130254430A1 (en) 2013-09-26
TWI484362B (en) 2015-05-11
US20100058298A1 (en) 2010-03-04
US20160196133A1 (en) 2016-07-07

Similar Documents

Publication Publication Date Title
WO2010027579A3 (en) Approximate functional matching in electronic systems
WO2009140024A3 (en) Gesture-related feedback in eletronic entertainment system
WO2007130793A3 (en) Obtaining input for controlling execution of a game program
EP2230584A4 (en) Information input device, information input method, information input control program, and electronic device
EP2023248A4 (en) Data processing device, method, program, integrated circuit, and program generating device
ATE446671T1 (en) STRUCTURAL SOUND SENSOR UNIT
WO2010027578A8 (en) Temporally-assisted resource sharing in electronic systems
WO2006020305A3 (en) Gestures for touch sensitive input devices
WO2008128194A3 (en) System and method for controlling a file system
WO2009073806A3 (en) Vehicle user interface systems and methods
SG134186A1 (en) Smart nano-integrated system assembly
EP2397964A4 (en) Illegal module identifying device, information processing device, illegal module identifying method, illegal module identifying program, integrated circuit, illegal module disabling system, and illegal module disabling method
EP3418867A4 (en) Touch operation method based on interactive electronic white board and system thereof
WO2008021244A3 (en) Systems and methods for identifying unwanted or harmful electronic text
TW200746983A (en) Temperature control method of electronic component, and the system thereof component
WO2008085399A3 (en) Using ambient light sensor to augment proximity sensor output
WO2009028921A3 (en) Apparatus and method for providing feedback for three-dimensional touchscreen
WO2007139603A3 (en) Integrated verification and screening system
PT2306270T (en) Character input method and system, electronic device and keyboard thereof
EP2040192A4 (en) Information processing device, integrated circuit, method, and program
WO2008155188A3 (en) Firewall control using remote system information
WO2008068450A3 (en) Improvements in resisting the spread of unwanted code and data
EP2495698A4 (en) Biometric information processing device, biometric information processing method, and computer program for biometric information processing
EP2270713A3 (en) Biometric authentication system, biometric authentication method, biometric authentication apparatus, biometric information processing apparatus
EP2442214A4 (en) Electronic device, gesture processing method, and gesture processing program

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09811905

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 09811905

Country of ref document: EP

Kind code of ref document: A2