A memory array having memory devices arranged in rows and columns, each column including a load device across which a first voltage level is provided when a memory device being read is in one condition and a second voltage level is provided when a memory device being read is in a second condition, a...http://www.google.com/patents/US5444656?utm_source=gb-gplus-sharePatent US5444656 - Apparatus for fast internal reference cell trimming
