The invention provides an FPGA interconnect structure preferably included in an array of identical tiles. A combination of single-length lines connecting to adjacent tiles and intermediate-length lines connecting to tiles several tiles away creates an interconnect hierarchy which allows any logic block...http://www.google.com/patents/US6448808?utm_source=gb-gplus-sharePatent US6448808 - Interconnect structure for a programmable logic device
