In hierarchical design of a logic circuit by utilizing lower-level blocks of the logic circuit, data on the logic circuit with the hierarchical structure, library data holding primitive information on the logic circuit and timing constraints on the lower-level blocks are input at a data input step. Based...http://www.google.com/patents/US7249334?utm_source=gb-gplus-sharePatent US7249334 - Method for generating timing constraints of logic circuit
