A system and method for testing nodes, or test points, of an integrated circuit are presented. The invention includes a test/load bus which is used to sequentially load test data and other data onto the integrated circuit chip, to sample test points and to read data previously loaded onto the chip. The...http://www.google.com/patents/US4929889?utm_source=gb-gplus-sharePatent US4929889 - Data path chip test architecture
