A node in a packet-switching data-transmission network has a processor distributing incoming messages or packets from a receiving buffer to transmitting buffers selected according to routing data established by an updating circuit which algebraically combines incremental delays with respective path delays...http://www.google.com/patents/US4320500?utm_source=gb-gplus-sharePatent US4320500 - Method of and system for routing in a packet-switched communication network
