Method and apparatus for reducing or eliminating retirement logic in an out-of-order processor are disclosed. Instructions are processed using a processing unit capable of out-of-order processing and having architectural registers having an architectural state. Groups of instructions are prepared for...http://www.google.com/patents/US6779104?utm_source=gb-gplus-sharePatent US6779104 - Method and apparatus for pre-processing instructions for a processor
