An integrated circuit includes a test signal generator that receives a clock signal including pulses having leading edges and trailing edges that occur at predetermined intervals and selectively generates a modified clock signal by adjusting timing of at least one of the leading and trailing edges of...http://www.google.com/patents/US7743300?utm_source=gb-gplus-sharePatent US7743300 - Integrated circuit test using clock signal modification
