A memory device includes a configurable address register having a first set of input buffers coupled to a first set on address bus terminals and a second set of input buffers coupled to a second set of address bus terminals. In a first addressing configuration, address signals are simultaneously applied...http://www.google.com/patents/US7324401?utm_source=gb-gplus-sharePatent US7324401 - Memory device and method having programmable address configurations
