A self aligned method of forming a semiconductor memory array of floating gate memory cells in a semiconductor substrate having a plurality of spaced apart isolation regions and active regions on the substrate substantially parallel to one another in the column direction, and an apparatus formed thereby....http://www.google.com/patents/US6861698?utm_source=gb-gplus-sharePatent US6861698 - Array of floating gate memory cells having strap regions and a peripheral logic device region
