A method and system is provided for analyzing process window compliance of an integrated circuit design. Aspects of the present invention include identifying layout pattern configurations that have process windows that fail to meet respective local performance specifications; searching for any layout...http://www.google.com/patents/US20070157153?utm_source=gb-gplus-sharePatent US20070157153 - Yield-limiting design-rules-compliant pattern library generation and layout inspection
