A method of electrically isolating a plurality of semiconductor integrated circuit components and for forming gate elements for silicon gate transistors is disclosed whereby extremely narrow line widths can be formed which heretofore have been unattainable by practicing conventional photolithography...http://www.google.com/patents/US4318759?utm_source=gb-gplus-sharePatent US4318759 - Retro-etch process for integrated circuits
