The invention concerns integrated circuits in which a MACRO is embedded in a standard cell array. One level of metal is devoted exclusively to non-local interconnect, and a layer of polysilicon is devoted to local interconnect, thereby saving significant space. ...http://www.google.com/patents/US5671397?utm_source=gb-gplus-sharePatent US5671397 - Sea-of-cells array of transistors
