An apparatus for processing failure information received from a node of a circuit under test. The apparatus includes a fail processor which receives test data from a node and generates failure data based upon the test data, a plurality of fail memories, each memory being configured to receive and store...http://www.google.com/patents/US5280486?utm_source=gb-gplus-sharePatent US5280486 - High speed fail processor
