A processor controlled interface between a processor, instruction cache, and main memory provides for simultaneously refilling the cache with an instruction block from main memory and processing the instructions in the block while they are being written to the cache....http://www.google.com/patents/US5027270?utm_source=gb-gplus-sharePatent US5027270 - Processor controlled interface with instruction streaming
