An apparatus for performance improvement of a burst mode digital wireless receiver has a processing circuit for processing a plurality of received signals and providing a processed signal and a delay circuit for introducing a predetermined delay to the processed signal. The delay circuit is coupled to...http://www.google.com/patents/US5887037?utm_source=gb-gplus-sharePatent US5887037 - Introducing processing delay as a multiple of the time slot duration
