An FET read only memory array having bit locations arranged in rows and columns utilizes a dynamic array and static sensing. A dynamic first address selects the gate line of a selected column and a second address selects the source line or lines to select one or more bits within the selected column....http://www.google.com/patents/US4057787?utm_source=gb-gplus-sharePatent US4057787 - Read only memory
