In a memory arrangement responsive to a first address signal and comprising a buffer memory for storing a plurality of information groups, each comprising a preselected number of information blocks, and an address array for storing a plurality of second address signals each of which specifies each information...http://www.google.com/patents/US4580240?utm_source=gb-gplus-sharePatent US4580240 - Memory arrangement operable as a cache and a local memory
